{"id":"https://openalex.org/W4411727408","doi":"https://doi.org/10.1109/iscas56072.2025.11044042","title":"Partitioning SFQ Circuits for Serial Biasing in Heterogeneous Circuits","display_name":"Partitioning SFQ Circuits for Serial Biasing in Heterogeneous Circuits","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411727408","doi":"https://doi.org/10.1109/iscas56072.2025.11044042"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11044042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115904386","display_name":"Tejumadejesu Oluwadamilare","orcid":"https://orcid.org/0009-0004-1488-9266"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tejumadejesu Oluwadamilare","raw_affiliation_strings":["University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York,USA"],"affiliations":[{"raw_affiliation_string":"University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York,USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York,USA"],"affiliations":[{"raw_affiliation_string":"University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York,USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5115904386"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74277162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7361661791801453},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6535686254501343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5553786754608154},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27352359890937805},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23674777150154114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12456488609313965}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7361661791801453},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6535686254501343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5553786754608154},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27352359890937805},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23674777150154114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12456488609313965}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11044042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W1965165143","https://openalex.org/W2119587409","https://openalex.org/W2125490743","https://openalex.org/W2128926373","https://openalex.org/W2131563740","https://openalex.org/W2131943194","https://openalex.org/W2137349796","https://openalex.org/W2147860491","https://openalex.org/W2919860476","https://openalex.org/W2921266439","https://openalex.org/W3036800592","https://openalex.org/W3138040952","https://openalex.org/W4205668203","https://openalex.org/W4236269389","https://openalex.org/W4310098332","https://openalex.org/W4317761533","https://openalex.org/W4394806911","https://openalex.org/W4406457493"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2069427488","https://openalex.org/W4281694563","https://openalex.org/W2080696413","https://openalex.org/W1506140395","https://openalex.org/W4232799642","https://openalex.org/W2912082923","https://openalex.org/W1965165143"],"abstract_inverted_index":{"The":[0,180],"significant":[1],"bias":[2,31,94,126,139,153],"currents":[3,32],"in":[4,33,104,134,205,209,215],"large":[5,138,152],"scale":[6],"single":[7],"flux":[8],"quantum":[9],"(SFQ)":[10],"systems":[11,35,123,136],"can":[12,118,131],"greatly":[13],"tax":[14],"the":[15,58,80,151,167,176,216],"power":[16],"delivery":[17],"system":[18,22],"and":[19,54,170,195,211],"lead":[20],"to":[21,73,88,149,198],"failure.":[23],"Current":[24,83,102],"recycling":[25,84,103],"is":[26,47,61,71,85,107,147,184],"a":[27,50,64,67,99,164,212],"technique":[28],"that":[29,155],"reduces":[30],"SFQ":[34],"by":[36],"dividing":[37],"similar":[38],"circuits":[39,106,146],"into":[40,121],"several":[41,187],"blocks":[42,91],"or":[43,76],"partitions.":[44],"Each":[45],"block":[46,60],"placed":[48,62],"on":[49,63,186],"different":[51,65,89],"ground":[52],"plane":[53],"serially":[55],"biased.":[56],"Since":[57],"circuit":[59,81,90],"ground,":[66],"driver-receiver":[68],"pair":[69],"(DRP)":[70],"used":[72,133],"transfer":[74],"clock":[75],"data":[77],"signals":[78],"between":[79],"blocks.":[82],"extended":[86],"here":[87],"with":[92,109,124,137],"varying":[93],"current":[95,110],"requirements,":[96],"described":[97],"as":[98],"heterogeneous":[100,105,145,181],"circuit.":[101],"feasible":[108],"biasing":[111],"techniques:":[112],"dummy":[113],"Josephson":[114,219],"transmission":[115],"lines":[116],"(JTL)":[117],"be":[119,132],"inserted":[120],"those":[122,135],"small":[125],"imbalances,":[127],"while":[128,174],"resistive":[129,193],"trees":[130],"imbalances.":[140],"A":[141],"partitioning":[142,161,182],"algorithm":[143,162,183],"for":[144],"proposed":[148],"address":[150],"imbalance":[154],"occurs":[156],"after":[157],"inserting":[158],"DRPs.":[159,179],"This":[160],"uses":[163],"combination":[165],"of":[166,178,203,218],"Kernighan\u2013Lin":[168],"(KL)":[169],"Fiduccia-Mattheyses":[171],"(FM)":[172],"algorithms":[173],"minimizing":[175],"number":[177,217],"demonstrated":[185],"ISCAS\u201989":[188],"benchmark":[189],"circuits,":[190],"incorporating":[191],"both":[192],"tree":[194],"DRP":[196],"insertion":[197],"achieve":[199],"an":[200],"average":[201],"reduction":[202,208,214],"29.7%":[204],"current,":[206],"31%":[207],"DRPs,":[210],"40.9%":[213],"junctions.":[220]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}