{"id":"https://openalex.org/W4411726328","doi":"https://doi.org/10.1109/iscas56072.2025.11044036","title":"Digital Twin Assisted Performance Aware Power Management for FPGA MPSoC using High Speed Reinforcement Learning","display_name":"Digital Twin Assisted Performance Aware Power Management for FPGA MPSoC using High Speed Reinforcement Learning","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726328","doi":"https://doi.org/10.1109/iscas56072.2025.11044036"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11044036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093827884","display_name":"Kartik Laad","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kartik Laad","raw_affiliation_strings":["Indian Institute of Technology,Hyderabad,Telangana,India,502285"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Hyderabad,Telangana,India,502285","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049816635","display_name":"Ratnala Vinay","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ratnala Vinay","raw_affiliation_strings":["Indian Institute of Technology,Hyderabad,Telangana,India,502285"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Hyderabad,Telangana,India,502285","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000796669","display_name":"Parveen Nisha","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Parveen Nisha","raw_affiliation_strings":["Indian Institute of Technology,Hyderabad,Telangana,India,502285"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Hyderabad,Telangana,India,502285","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042799859","display_name":"Vidhumouli Hunsigida","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vidhumouli Hunsigida","raw_affiliation_strings":["AMD-Xilinx,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD-Xilinx,Hyderabad,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040646409","display_name":"Appa Rao Nali","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Appa Rao Nali","raw_affiliation_strings":["AMD-Xilinx,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD-Xilinx,Hyderabad,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044085104","display_name":"Amit Acharyya","orcid":"https://orcid.org/0000-0002-5636-0676"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit Acharyya","raw_affiliation_strings":["Indian Institute of Technology,Hyderabad,Telangana,India,502285"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Hyderabad,Telangana,India,502285","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11431726,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9185053110122681},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7929121255874634},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.7856026887893677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7226608395576477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5100732445716858},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45421987771987915},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44883227348327637},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.1954079568386078},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13998514413833618}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9185053110122681},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7929121255874634},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.7856026887893677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7226608395576477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5100732445716858},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45421987771987915},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44883227348327637},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.1954079568386078},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13998514413833618},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11044036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11044036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W115883071","https://openalex.org/W1629328515","https://openalex.org/W1976634368","https://openalex.org/W2145542096","https://openalex.org/W3082154327","https://openalex.org/W4205774449","https://openalex.org/W4232751114","https://openalex.org/W4311222146","https://openalex.org/W4391381893","https://openalex.org/W6771859737"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2262476182","https://openalex.org/W2363944576","https://openalex.org/W2110564838","https://openalex.org/W2351041855","https://openalex.org/W2154106283","https://openalex.org/W2214202562","https://openalex.org/W2570254841","https://openalex.org/W2966924249","https://openalex.org/W2006932449"],"abstract_inverted_index":{"Performance-aware":[0,100],"power":[1,11,69,149],"manager":[2,70],"development":[3],"poses":[4],"severe":[5],"challenge":[6],"in":[7,104],"FPGA":[8,127,139,147,155],"MPSoC.":[9],"Conventional":[10],"managers":[12],"are":[13,157],"unaware":[14],"of":[15,23,164],"the":[16,84,89,106,117,126,138,146,161],"underlying":[17],"application\u2019s":[18],"performance":[19,25],"requirements.":[20],"The":[21,38,80,120],"aspect":[22],"application":[24,50],"awareness":[26],"can":[27],"be":[28,56],"effectively":[29],"handled":[30],"by":[31,75,142],"algorithms":[32,53],"based":[33,71],"on":[34,72,125,153],"Reinforcement":[35],"Learning":[36],"(RL).":[37],"problem":[39],"though":[40],"is":[41,123,174],"adaptability":[42],"to":[43,48,55,66,88,145,170,178],"new":[44,49,167],"applications.":[45],"To":[46],"adjust":[47],"scenarios,":[51],"RL-based":[52,180],"need":[54],"retrained":[57],"but":[58],"this":[59],"causes":[60],"deadline":[61],"misses.":[62],"This":[63],"motivated":[64],"us":[65],"propose":[67],"a":[68,76],"RL":[73,85,101,165],"assisted":[74],"digital":[77,90],"twin":[78,91],"framework.":[79],"proposed":[81,121],"architecture":[82],"offloads":[83],"training":[86,102],"process":[87],"stage":[92],"which":[93,112,173],"emulates":[94],"reward":[95],"computation":[96],"and":[97,109,133,160],"state":[98],"estimation.":[99],"aids":[103],"choosing":[105],"best":[107],"frequency":[108],"core":[110],"combination":[111],"uses":[113],"less":[114,176],"energy":[115,140],"than":[116],"current":[118],"approaches.":[119],"methodology":[122],"implemented":[124],"MPSoC":[128,156],"ZCU104":[129],"with":[130],"Mi":[131],"Benchmarks":[132],"NATS":[134],"Benchmarks.":[135],"It":[136],"reduces":[137],"consumption":[141],"31.395%":[143],"compared":[144,177],"Built-in":[148],"manager.":[150],"Retraining":[151],"episodes":[152],"Deployed":[154],"completely":[158],"eliminated":[159],"convergence":[162],"time":[163],"for":[166],"workloads":[168],"decreased":[169],"86":[171],"seconds":[172],"significantly":[175],"state-of-the-art":[179],"methods.":[181]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}