{"id":"https://openalex.org/W4411726461","doi":"https://doi.org/10.1109/iscas56072.2025.11043950","title":"Investigating the Robustness of Dynamically Tunable Logic Gates with Tantalum Oxide Memristors","display_name":"Investigating the Robustness of Dynamically Tunable Logic Gates with Tantalum Oxide Memristors","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726461","doi":"https://doi.org/10.1109/iscas56072.2025.11043950"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007608843","display_name":"Andr\u00e1s Horv\u00e1th","orcid":"https://orcid.org/0000-0001-5855-4186"},"institutions":[{"id":"https://openalex.org/I31882830","display_name":"P\u00e1zm\u00e1ny P\u00e9ter Catholic University","ror":"https://ror.org/05v9kya57","country_code":"HU","type":"education","lineage":["https://openalex.org/I31882830"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Andr\u00e1s Horv\u00e1th","raw_affiliation_strings":["Peter Pazmany Catholic University,Budapest,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peter Pazmany Catholic University,Budapest,Hungary","institution_ids":["https://openalex.org/I31882830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023152110","display_name":"Alon Ascoli","orcid":"https://orcid.org/0000-0003-4026-9648"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alon Ascoli","raw_affiliation_strings":["Politecnico di Torino,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronald Tetzlaff","raw_affiliation_strings":["Dresden University of Technology,TUD,Dresden,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dresden University of Technology,TUD,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7866537570953369},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7662642002105713},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6211422085762024},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5302578806877136},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4248628616333008},{"id":"https://openalex.org/keywords/tantalum","display_name":"Tantalum","score":0.4241058826446533},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3977736830711365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3959527611732483},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3157646059989929},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1910816729068756},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11611723899841309},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.11415165662765503},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1071712076663971},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.07563087344169617}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7866537570953369},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7662642002105713},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6211422085762024},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5302578806877136},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4248628616333008},{"id":"https://openalex.org/C514619126","wikidata":"https://www.wikidata.org/wiki/Q1123","display_name":"Tantalum","level":2,"score":0.4241058826446533},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3977736830711365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3959527611732483},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3157646059989929},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1910816729068756},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11611723899841309},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.11415165662765503},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1071712076663971},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.07563087344169617},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1975822826","https://openalex.org/W1986273360","https://openalex.org/W2016812413","https://openalex.org/W2151162785","https://openalex.org/W2194775991","https://openalex.org/W2289824302","https://openalex.org/W2612915522","https://openalex.org/W2783901534","https://openalex.org/W2912290085","https://openalex.org/W2977266164","https://openalex.org/W3014291826","https://openalex.org/W3101308587","https://openalex.org/W3162062234","https://openalex.org/W4206490971","https://openalex.org/W4207006543","https://openalex.org/W4224306714","https://openalex.org/W4234774880","https://openalex.org/W4384517553"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2580743037","https://openalex.org/W2246858803","https://openalex.org/W2765435638","https://openalex.org/W2168217865","https://openalex.org/W2886135960"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,58],"two-cell":[3],"Tantalum":[4],"oxide-based":[5],"Memristor":[6],"Cellular":[7],"Neural":[8],"Network":[9],"(M-CellNN)":[10],"capable":[11],"of":[12,26,37,53,64,78,89],"performing":[13],"multiple":[14],"logic":[15,41,55],"operations":[16],"(AND,":[17],"OR,":[18],"XOR)":[19],"by":[20],"changing":[21],"only":[22],"the":[23,33,51,62,76,87,90],"initial":[24,84],"states":[25],"its":[27],"memristors.":[28],"This":[29],"flexible":[30],"design":[31],"leverages":[32],"dynamic":[34],"state-change":[35],"properties":[36],"memristors":[38],"to":[39],"adjust":[40],"functions.":[42],"Our":[43],"results":[44],"show":[45],"that":[46],"this":[47],"approach":[48],"significantly":[49],"broadens":[50],"range":[52],"achievable":[54],"tasks":[56],"within":[57],"compact":[59],"architecture,":[60],"underscoring":[61],"potential":[63],"memristive":[65],"elements":[66],"for":[67],"versatile":[68],"and":[69,83],"robust":[70],"circuit":[71],"designs.":[72],"Additionally,":[73],"we":[74],"examine":[75],"impact":[77],"non-idealities":[79],"in":[80],"coupling":[81],"weights":[82],"conditions":[85],"on":[86],"outputs":[88],"network.":[91]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}