{"id":"https://openalex.org/W4411724794","doi":"https://doi.org/10.1109/iscas56072.2025.11043895","title":"A 22nm All-digital Fully Synthesizable Adaptive Clock Generator for Fast Frequency Adjustment in AI Processor","display_name":"A 22nm All-digital Fully Synthesizable Adaptive Clock Generator for Fast Frequency Adjustment in AI Processor","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411724794","doi":"https://doi.org/10.1109/iscas56072.2025.11043895"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082329745","display_name":"Xueping Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xueping Liu","raw_affiliation_strings":["Peking University,School of Integrated Circuits,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088551028","display_name":"Tianyu Jia","orcid":"https://orcid.org/0000-0002-4570-4613"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Le Ye","raw_affiliation_strings":["Peking University,School of Integrated Circuits,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003039083","display_name":"Le Ye","orcid":"https://orcid.org/0000-0003-0599-7762"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianyu Jia","raw_affiliation_strings":["Peking University,School of Integrated Circuits,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082329745"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16360933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9692999720573425,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7351158857345581},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7007608413696289},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.49434614181518555},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.47219881415367126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4478665888309479},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4135558009147644},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4068235456943512},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3587638735771179},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3459131121635437},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24655693769454956},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2120087444782257},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1262877881526947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11566263437271118},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09801453351974487},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07971873879432678},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07865336537361145},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07059845328330994}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7351158857345581},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7007608413696289},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.49434614181518555},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.47219881415367126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4478665888309479},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4135558009147644},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4068235456943512},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3587638735771179},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3459131121635437},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24655693769454956},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2120087444782257},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1262877881526947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11566263437271118},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09801453351974487},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07971873879432678},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07865336537361145},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07059845328330994},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1989484081","https://openalex.org/W2015917466","https://openalex.org/W2042255220","https://openalex.org/W2051192488","https://openalex.org/W2089684280","https://openalex.org/W2112008043","https://openalex.org/W2564320614","https://openalex.org/W2594678906","https://openalex.org/W2936567838","https://openalex.org/W3003987747","https://openalex.org/W3015443050","https://openalex.org/W3159334448","https://openalex.org/W3196037687","https://openalex.org/W4226388828","https://openalex.org/W4360605545","https://openalex.org/W4364857890","https://openalex.org/W4384947660","https://openalex.org/W4386131726","https://openalex.org/W4386764955","https://openalex.org/W4392746406"],"related_works":["https://openalex.org/W1607003253","https://openalex.org/W2124909075","https://openalex.org/W2169618112","https://openalex.org/W2141594064","https://openalex.org/W2085381517","https://openalex.org/W2224788396","https://openalex.org/W3013924136","https://openalex.org/W2071924372","https://openalex.org/W2915046390","https://openalex.org/W2377552037"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,88],"adaptive":[4,80],"clock":[5,28,38,44,81,100,108],"generator":[6,82],"designed":[7,31],"in":[8,16],"all-digital":[9],"fully-synthesizable":[10],"manner":[11],"for":[12,22],"fast":[13,99],"frequency":[14,21,59,101],"management":[15],"AI":[17,24,89],"processor.":[18],"To":[19,65],"adapt":[20],"dynamic":[23],"workloads,":[25],"a":[26,33,53,69,104],"multi-phase":[27],"chain":[29],"is":[30,72,83],"and":[32,56,114],"phase":[34,58],"picker":[35],"dynamically":[36],"switches":[37],"phases":[39],"to":[40,61],"stretch":[41],"or":[42],"shrink":[43],"frequency.":[45],"The":[46,92],"digital":[47],"loop":[48],"control":[49],"of":[50,106],"PLL":[51],"employs":[52],"coarse":[54],"exponential":[55],"fine":[57],"locking":[60,63],"improve":[62],"time.":[64],"ensure":[66],"the":[67,75,96],"stability,":[68],"well-organized":[70],"floorplan":[71],"targeted":[73],"during":[74],"EDA":[76],"backend":[77],"flow.":[78],"Our":[79],"implemented":[84],"on":[85],"22nm":[86],"with":[87,110],"processor":[90],"design.":[91],"evaluation":[93],"results":[94],"demonstrate":[95],"design":[97],"achieves":[98],"adjustment":[102],"within":[103],"delay":[105],"1":[107],"cycle,":[109],"advanced":[111],"area,":[112],"power,":[113],"response":[115],"time":[116],"metrics.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}