{"id":"https://openalex.org/W4411726102","doi":"https://doi.org/10.1109/iscas56072.2025.11043885","title":"A Reference-less All-digital BPSK-based Clock and Data Recovery Circuitry for Die-to-Die Interfaces","display_name":"A Reference-less All-digital BPSK-based Clock and Data Recovery Circuitry for Die-to-Die Interfaces","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726102","doi":"https://doi.org/10.1109/iscas56072.2025.11043885"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043885","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103352957","display_name":"Yi-Ting Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Ting Yang","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electrical and Control Engineering,Hsinchu,Taiwan,300093"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electrical and Control Engineering,Hsinchu,Taiwan,300093","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108047268","display_name":"Hao-Chiao Hong","orcid":"https://orcid.org/0000-0003-0757-1001"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao-Chiao Hong","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electrical and Control Engineering,Hsinchu,Taiwan,300093"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electrical and Control Engineering,Hsinchu,Taiwan,300093","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070310968","display_name":"Kuo-Hsing Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Zhongli,Taiwan,320317"],"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Zhongli,Taiwan,320317","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103352957"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16488977,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9635999798774719,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.8809004426002502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6105101704597473},{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.48424312472343445},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2033199667930603},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.1225137710571289},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11586934328079224},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.06953763961791992}],"concepts":[{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.8809004426002502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6105101704597473},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.48424312472343445},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2033199667930603},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.1225137710571289},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11586934328079224},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.06953763961791992}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043885","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1988260848","https://openalex.org/W2014617636","https://openalex.org/W2108981656","https://openalex.org/W2490904451","https://openalex.org/W2951932963","https://openalex.org/W3093863692"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4404521051","https://openalex.org/W2042913821","https://openalex.org/W2738154096","https://openalex.org/W2372289614","https://openalex.org/W2629813803","https://openalex.org/W2041067810","https://openalex.org/W2250518232"],"abstract_inverted_index":{"In":[0],"theory,":[1],"the":[2,10,28,70,81,96,100,107,110,115,119,150,167],"binary":[3],"phase":[4],"shift":[5],"keying":[6],"(BPSK)":[7],"modulation":[8],"requires":[9,48],"least":[11],"SNR":[12],"to":[13,26,94,105,121,173],"achieve":[14],"a":[15,50,53,61,133,142],"given":[16],"bit":[17],"error":[18],"rate.":[19],"Hence,":[20],"it":[21],"is":[22,80,153],"an":[23,37,161,174],"appealing":[24],"alternative":[25],"implement":[27],"SerDes":[29],"transceivers":[30],"for":[31],"die-to-die":[32],"connections.":[33],"This":[34],"paper":[35],"proposes":[36],"all-digital":[38,127],"BPSK":[39,71,89,151,168],"clock":[40,112],"and":[41,76,128,135],"data":[42,97,102,163],"recovery":[43],"(CDR)":[44],"circuit":[45],"design":[46],"that":[47,68],"neither":[49],"PLL":[51],"nor":[52],"reference":[54],"clock.":[55,108],"The":[56,84,126,138],"proposed":[57],"CDR":[58,85,120,152,169],"consists":[59],"of":[60,141,165,176],"digitally":[62],"controlled":[63],"delay":[64],"lock":[65],"loop":[66],"(DCDLL)":[67],"delays":[69],"input":[72,124],"by":[73],"T/4,":[74],"T/2,":[75],"T,":[77],"where":[78],"T":[79],"symbol":[82],"period.":[83],"manipulates":[86],"these":[87],"delayed":[88],"signals":[90],"with":[91],"digital":[92],"gates":[93],"recover":[95,106],"first.":[98],"Then,":[99],"recovered":[101,111,116],"are":[103],"used":[104],"Consequently,":[109],"always":[113],"traces":[114],"data,":[117],"allowing":[118],"tolerate":[122],"considerable":[123],"jitters.":[125],"PLL-free":[129],"implementation":[130],"results":[131,140],"in":[132,146],"compact":[134],"low-power":[136],"CDR.":[137],"experimental":[139],"test":[143],"chip":[144],"fabricated":[145],"90nm":[147],"CMOS":[148],"show":[149],"as":[154,156],"tiny":[155],"0.00111mm<sup":[157],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[158],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[159],"At":[160],"effective":[162],"rate":[164],"3Gb/s,":[166],"consumes":[170],"1.75mW,":[171],"corresponding":[172],"FoM":[175],"0.58pJ/bit.":[177]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}