{"id":"https://openalex.org/W4411725634","doi":"https://doi.org/10.1109/iscas56072.2025.11043877","title":"Analog Linearization of VCO-based ADCs with Machine-Learning-Assisted Co-Design","display_name":"Analog Linearization of VCO-based ADCs with Machine-Learning-Assisted Co-Design","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725634","doi":"https://doi.org/10.1109/iscas56072.2025.11043877"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100625774","display_name":"Viet Nguyen","orcid":"https://orcid.org/0000-0003-2883-3883"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Viet Nguyen","raw_affiliation_strings":["University College Dublin (UCD),School of Electrical and Electronic Engineering,Dublin,Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin (UCD),School of Electrical and Electronic Engineering,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"R. Bogdan Staszewski","raw_affiliation_strings":["University College Dublin (UCD),School of Electrical and Electronic Engineering,Dublin,Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin (UCD),School of Electrical and Electronic Engineering,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9764999747276306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9686999917030334,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6957869529724121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6081523299217224},{"id":"https://openalex.org/keywords/linearization","display_name":"Linearization","score":0.47709351778030396},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.3695070445537567},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36703383922576904},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21521154046058655},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16453149914741516},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.09507709741592407},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07900750637054443}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6957869529724121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6081523299217224},{"id":"https://openalex.org/C11210021","wikidata":"https://www.wikidata.org/wiki/Q1520713","display_name":"Linearization","level":3,"score":0.47709351778030396},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.3695070445537567},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36703383922576904},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21521154046058655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16453149914741516},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.09507709741592407},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07900750637054443},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2010716559","https://openalex.org/W2112796928","https://openalex.org/W2137983211","https://openalex.org/W2261105975","https://openalex.org/W2607077465","https://openalex.org/W2912871978","https://openalex.org/W2921869298","https://openalex.org/W2924141413","https://openalex.org/W3009792919","https://openalex.org/W3160469020","https://openalex.org/W3170716662","https://openalex.org/W3207233952","https://openalex.org/W4226211208","https://openalex.org/W4290973131","https://openalex.org/W4308089870","https://openalex.org/W4312795771","https://openalex.org/W4316021924","https://openalex.org/W4378194784","https://openalex.org/W4382935119","https://openalex.org/W4387546396","https://openalex.org/W4389428410","https://openalex.org/W4389880270","https://openalex.org/W4392172797","https://openalex.org/W4400235527"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W2388316590","https://openalex.org/W4388486464","https://openalex.org/W2380576078","https://openalex.org/W2902200568","https://openalex.org/W3157583314"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,28,63,131,139],"machine-learning":[4],"(ML)-assisted":[5],"co-design":[6],"framework":[7],"for":[8,95,126],"the":[9,36,49,72,90,108,113,118,127],"optimization":[10,45],"of":[11,35,66,124,142],"open-loop":[12],"analog":[13],"linearization":[14,52],"in":[15],"VCO-based":[16,128],"ADCs.":[17],"A":[18],"deep":[19],"neural":[20],"network":[21],"(DNN)":[22],"surrogate":[23],"model":[24,61],"is":[25],"trained":[26],"on":[27],"dataset":[29],"generated":[30],"by":[31,48,117],"transistor-level":[32],"transient":[33],"simulations":[34],"VCO\u2019s":[37,50],"voltage-to-frequency":[38],"(V":[39],"-to-f)":[40],"characteristic.":[41],"The":[42,59,81],"vast":[43],"multi-dimensional":[44],"landscape":[46,69],"provided":[47],"embedded":[51],"tuning":[53],"\u2018knobs\u2019":[54],"make":[55],"exhaustive":[56],"search":[57],"infeasible.":[58],"DNN":[60],"enables":[62],"rapid":[64],"exploration":[65],"this":[67],"tuning-knobs":[68],"to":[70,107,133],"minimize":[71],"harmonic-distortion":[73],"(HD)":[74],"through":[75],"an":[76,101],"evolutionary":[77],"genetic":[78],"algorithm":[79],"(GA).":[80],"\u2018predicted\u2019":[82],"optimal":[83],"tuning-knob":[84,114],"values":[85],"are":[86],"transferred":[87],"back":[88],"into":[89],"local":[91,143],"Cadence":[92],"simulation":[93],"environment":[94],"further":[96],"fine-grained":[97],"gradient-descent":[98,144],"adaptation":[99],"via":[100],"integrated":[102],"Verilog-A":[103],"self-calibration":[104],"engine.":[105],"Applied":[106],"coupled-oscillator-ensemble":[109],"(COE)":[110],"circuit":[111],"architecture,":[112],"configurations":[115],"inferred":[116],"DNN-GA":[119],"yield":[120],"simulated":[121],"third-order":[122],"HD":[123],"42\u201352dB":[125],"ADC,":[129],"with":[130],"boost":[132],">60dB":[134],"(i.e.,":[135],"10-bit":[136],"performance)":[137],"using":[138],"few":[140],"iterations":[141],"optimization.":[145]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}