{"id":"https://openalex.org/W4411725497","doi":"https://doi.org/10.1109/iscas56072.2025.11043817","title":"Digital Compute-in-Memory Ising Annealer with Ferroelectric Capacitor-Based nvSRAM for Combinatorial Optimization Problems","display_name":"Digital Compute-in-Memory Ising Annealer with Ferroelectric Capacitor-Based nvSRAM for Combinatorial Optimization Problems","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725497","doi":"https://doi.org/10.1109/iscas56072.2025.11043817"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000009782","display_name":"Yuyao Kong","orcid":"https://orcid.org/0000-0001-5364-2339"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuyao Kong","raw_affiliation_strings":["Georgia Institute of Technology,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107438568","display_name":"Jianwei Jia","orcid":"https://orcid.org/0009-0006-4353-3028"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianwei Jia","raw_affiliation_strings":["Georgia Institute of Technology,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072117537","display_name":"Anni Lu","orcid":"https://orcid.org/0000-0002-4415-0866"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anni Lu","raw_affiliation_strings":["Georgia Institute of Technology,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047845757","display_name":"Faaiq Waqar","orcid":"https://orcid.org/0009-0008-1005-6098"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Faaiq Waqar","raw_affiliation_strings":["Georgia Institute of Technology,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055097977","display_name":"Yuan-Chun Luo","orcid":"https://orcid.org/0000-0001-5793-075X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan-Chun Luo","raw_affiliation_strings":["Georgia Institute of Technology,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035225490","display_name":"Hai Li","orcid":"https://orcid.org/0000-0001-7668-569X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Li","raw_affiliation_strings":["Technology Research, Intel,Exploratory Integrated Circuits,Hillsboro,OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research, Intel,Exploratory Integrated Circuits,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073072521","display_name":"Ian A. Young","orcid":"https://orcid.org/0000-0002-4017-5265"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ian Young","raw_affiliation_strings":["Technology Research, Intel,Exploratory Integrated Circuits,Hillsboro,OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Research, Intel,Exploratory Integrated Circuits,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["Georgia Institute of Technology,Atlanta,GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology,Atlanta,GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11364811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9868000149726868,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ising-model","display_name":"Ising model","score":0.6776746511459351},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6353662610054016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6288635730743408},{"id":"https://openalex.org/keywords/ferroelectricity","display_name":"Ferroelectricity","score":0.6095439195632935},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.41415590047836304},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3824445605278015},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3310302197933197},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2406095564365387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1829967498779297},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17744463682174683},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15718194842338562},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.14903759956359863},{"id":"https://openalex.org/keywords/statistical-physics","display_name":"Statistical physics","score":0.12722623348236084},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10450658202171326},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0850132405757904}],"concepts":[{"id":"https://openalex.org/C51329190","wikidata":"https://www.wikidata.org/wiki/Q1076349","display_name":"Ising model","level":2,"score":0.6776746511459351},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6353662610054016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6288635730743408},{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.6095439195632935},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.41415590047836304},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3824445605278015},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3310302197933197},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2406095564365387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1829967498779297},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17744463682174683},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15718194842338562},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.14903759956359863},{"id":"https://openalex.org/C121864883","wikidata":"https://www.wikidata.org/wiki/Q677916","display_name":"Statistical physics","level":1,"score":0.12722623348236084},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10450658202171326},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0850132405757904},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043817","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043817","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2024860775","https://openalex.org/W2117762142","https://openalex.org/W2197817604","https://openalex.org/W2945766646","https://openalex.org/W3005619596","https://openalex.org/W3092115506","https://openalex.org/W3134526034","https://openalex.org/W3167350281","https://openalex.org/W3194056411","https://openalex.org/W3203663882","https://openalex.org/W3204628099","https://openalex.org/W4206898231","https://openalex.org/W4221038786","https://openalex.org/W4286571878","https://openalex.org/W4309944398","https://openalex.org/W4312623580","https://openalex.org/W4317793532","https://openalex.org/W4387010616","https://openalex.org/W4391594663","https://openalex.org/W4392739453","https://openalex.org/W4399727604","https://openalex.org/W4401880607","https://openalex.org/W4404133213","https://openalex.org/W6801133623"],"related_works":["https://openalex.org/W4386952843","https://openalex.org/W2744148269","https://openalex.org/W2361727315","https://openalex.org/W4386765220","https://openalex.org/W4386320387","https://openalex.org/W4327948915","https://openalex.org/W2248971758","https://openalex.org/W2229326115","https://openalex.org/W2166508075","https://openalex.org/W4376612721"],"abstract_inverted_index":{"Combinatorial":[0],"optimization":[1],"problems":[2],"(COPs)":[3],"have":[4],"a":[5,51,99],"wide":[6],"range":[7],"of":[8],"applications.":[9],"The":[10],"Ising":[11,29,55],"model-based":[12],"annealer":[13,56],"is":[14,32,44],"gaining":[15],"attention":[16],"for":[17],"its":[18],"efficiency":[19],"and":[20,34,37,89,117],"speed":[21],"in":[22,42,147],"finding":[23],"approximate":[24],"solutions.":[25],"However,":[26],"building":[27],"an":[28],"machine":[30],"that":[31,57,103,135],"area-":[33],"energy-efficient,":[35],"scalable,":[36],"with":[38,126],"low":[39],"compute":[40],"latency":[41,112],"CMOS":[43],"challenging.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"present":[50],"digital":[52],"compute-in-memory":[53],"(DCIM)":[54],"uses":[58],"ferroelectric":[59],"capacitor":[60],"(FeCap)-based":[61],"nvSRAM":[62],"to":[63,82,94,115,122],"solve":[64],"COPs":[65],"like":[66],"the":[67,80,136,148],"Traveling":[68],"Salesman":[69],"Problem":[70],"(TSP).":[71],"By":[72],"using":[73,98],"weak":[74,141],"recall":[75,142],"operations,":[76],"our":[77,104],"design":[78],"eliminates":[79],"need":[81],"reload":[83],"weights,":[84],"significantly":[85],"reducing":[86,111],"energy":[87,118],"consumption":[88],"speeding":[90],"up":[91,114],"processing":[92],"compared":[93,121],"other":[95],"approaches.":[96],"Simulations":[97],"16nm":[100],"PDK":[101],"demonstrate":[102],"nvSRAM-based":[105],"DCIM":[106,129],"array":[107],"maintains":[108],"accuracy":[109],"while":[110],"by":[113,119,140],"55.0%":[116],"49.6%":[120],"prior":[123],"work":[124],"implemented":[125],"conventional":[127],"SRAM":[128],"array.":[130],"Algorithm":[131],"validation":[132],"further":[133],"shows":[134],"random":[137],"noise":[138],"introduced":[139],"can":[143],"be":[144],"effectively":[145],"utilized":[146],"annealing":[149],"process.":[150]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
