{"id":"https://openalex.org/W4411725033","doi":"https://doi.org/10.1109/iscas56072.2025.11043814","title":"In-Memory Computing Architecture for Tsetlin Machine Inference using MTJ-based Crossbar","display_name":"In-Memory Computing Architecture for Tsetlin Machine Inference using MTJ-based Crossbar","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725033","doi":"https://doi.org/10.1109/iscas56072.2025.11043814"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5118664001","display_name":"Vineeth Botsa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vineeth Botsa","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062210651","display_name":"Omar Ghazal","orcid":"https://orcid.org/0000-0001-6742-9600"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Omar Ghazal","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033683361","display_name":"Srinivas Boppu","orcid":"https://orcid.org/0000-0001-9028-2563"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Srinivas Boppu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5077777787","display_name":"Rishad Shafik","orcid":"https://orcid.org/0000-0001-5444-537X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rishad Shafik","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4704,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.87889331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.96670001745224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.96670001745224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.955299973487854,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12702","display_name":"Brain Tumor Detection and Classification","score":0.9467999935150146,"subfield":{"id":"https://openalex.org/subfields/2808","display_name":"Neurology"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8583568930625916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7124145030975342},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6499996185302734},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5286187529563904},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48206859827041626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4406552016735077},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3018375337123871},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07450670003890991}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8583568930625916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7124145030975342},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6499996185302734},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5286187529563904},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48206859827041626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4406552016735077},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3018375337123871},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07450670003890991},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1485136866","https://openalex.org/W1974831841","https://openalex.org/W1985330137","https://openalex.org/W2303314981","https://openalex.org/W2894030867","https://openalex.org/W2974585810","https://openalex.org/W3006082619","https://openalex.org/W3043722257","https://openalex.org/W3153509840","https://openalex.org/W3207552913","https://openalex.org/W4323046658","https://openalex.org/W4366351848","https://openalex.org/W4379534354","https://openalex.org/W4386859268","https://openalex.org/W6750154454"],"related_works":["https://openalex.org/W2145932742","https://openalex.org/W1874409533","https://openalex.org/W2554791727","https://openalex.org/W1981395029","https://openalex.org/W2108083791","https://openalex.org/W4250137794","https://openalex.org/W2063341228","https://openalex.org/W2111673944","https://openalex.org/W2571519720","https://openalex.org/W2038503502"],"abstract_inverted_index":{"In":[0,58],"this":[1,59],"paper,":[2],"we":[3],"investigate":[4],"the":[5,78,93],"suitability":[6],"of":[7,46],"magnetic":[8],"tunnel":[9],"junctions":[10],"(MTJ)":[11],"as":[12,66],"a":[13,39,47],"promising":[14],"memory":[15,81],"technology":[16],"that":[17,74],"is":[18,88],"known":[19],"for":[20,44,54,96,114,119],"its":[21],"non-volatility,":[22,127],"swift":[23],"operation,":[24],"minimal":[25],"power":[26],"consumption,":[27],"robust":[28],"endurance,":[29],"high":[30,128],"density,":[31,129],"and":[32,116,130],"compatibility":[33],"with":[34],"vanilla":[35],"CMOS.":[36],"We":[37],"introduce":[38],"novel":[40],"in-memory":[41],"computing":[42],"architecture":[43,102],"inference":[45,106],"Tsetlin":[48],"machine":[49,55],"using":[50],"an":[51],"MTJ":[52,79],"crossbar":[53],"learning":[56],"applications.":[57],"architecture,":[60],"Boolean":[61,94],"feature":[62],"inputs":[63],"are":[64,75],"represented":[65],"digital":[67,98],"voltages,":[68],"which":[69],"enable":[70],"parallel":[71],"current":[72,87],"paths":[73],"determined":[76],"by":[77],"resistive":[80],"states.":[82],"The":[83],"resultant":[84],"proportional":[85],"column":[86],"subsequently":[89],"converted":[90],"back":[91],"into":[92],"domain":[95],"additional":[97],"processing.":[99],"Our":[100],"proposed":[101],"reliably":[103],"achieves":[104],"desired":[105],"functionality,":[107],"consuming":[108],"up":[109],"to":[110,122],"9.18%":[111],"less":[112,118],"energy":[113],"MNIST":[115],"9.08%":[117],"F-MNIST":[120],"compared":[121],"CMOS":[123,131],"equivalents,":[124],"while":[125],"maintaining":[126],"compatibility.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}