{"id":"https://openalex.org/W4411726908","doi":"https://doi.org/10.1109/iscas56072.2025.11043727","title":"Design of Delta Sigma Modulator Using Approximate Adder With Near-Normal Error Distribution For Fractional-N Frequency Synthesizer","display_name":"Design of Delta Sigma Modulator Using Approximate Adder With Near-Normal Error Distribution For Fractional-N Frequency Synthesizer","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726908","doi":"https://doi.org/10.1109/iscas56072.2025.11043727"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101614443","display_name":"Abhinav Shrivastava","orcid":"https://orcid.org/0000-0001-8928-8554"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Abhinav S","raw_affiliation_strings":["IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116460407","display_name":"Ishan Acharyya","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ishan Acharyya","raw_affiliation_strings":["IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5118664407","display_name":"Umesh Khetan","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Umesh Khetan","raw_affiliation_strings":["IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006377705","display_name":"Mohd Wajid","orcid":"https://orcid.org/0000-0002-6932-6354"},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohd Wajid","raw_affiliation_strings":["Z.H.C.E.T. Aligarh Muslim University,Department of Electronics Engineering,Aligarh,India"],"affiliations":[{"raw_affiliation_string":"Z.H.C.E.T. Aligarh Muslim University,Department of Electronics Engineering,Aligarh,India","institution_ids":["https://openalex.org/I171210897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089636982","display_name":"Abhishek Srivastava","orcid":"https://orcid.org/0000-0002-2418-6677"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhishek Srivastava","raw_affiliation_strings":["IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"IIIT Hyderabad,Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101614443"],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":1.6776,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.85784238,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9754999876022339,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.848709225654602},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5774199366569519},{"id":"https://openalex.org/keywords/sigma","display_name":"Sigma","score":0.5079708695411682},{"id":"https://openalex.org/keywords/distribution","display_name":"Distribution (mathematics)","score":0.49054521322250366},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.46227818727493286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4220365285873413},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.37125974893569946},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3611220717430115},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.34498676657676697},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.2094360589981079},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19692060351371765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13321805000305176},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.1262231469154358},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.12183138728141785},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.10615822672843933},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.08553576469421387},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.07396477460861206}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.848709225654602},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5774199366569519},{"id":"https://openalex.org/C2778049214","wikidata":"https://www.wikidata.org/wiki/Q7512234","display_name":"Sigma","level":2,"score":0.5079708695411682},{"id":"https://openalex.org/C110121322","wikidata":"https://www.wikidata.org/wiki/Q865811","display_name":"Distribution (mathematics)","level":2,"score":0.49054521322250366},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.46227818727493286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4220365285873413},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37125974893569946},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3611220717430115},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.34498676657676697},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.2094360589981079},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19692060351371765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13321805000305176},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.1262231469154358},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.12183138728141785},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.10615822672843933},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.08553576469421387},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.07396477460861206},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307757","display_name":"Advanced Micro Devices","ror":"https://ror.org/04kd6c783"},{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1903598717","https://openalex.org/W2029718663","https://openalex.org/W2033982707","https://openalex.org/W2043250436","https://openalex.org/W2141568290","https://openalex.org/W2171035445","https://openalex.org/W2342426112","https://openalex.org/W2535210186","https://openalex.org/W2742536119","https://openalex.org/W2919795555","https://openalex.org/W2950280074","https://openalex.org/W2982216783","https://openalex.org/W3116186505","https://openalex.org/W3214302083"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2516396101","https://openalex.org/W2790557758","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W4312888585","https://openalex.org/W4233608695"],"abstract_inverted_index":{"This":[0,107],"paper":[1],"presents":[2],"a":[3,131],"novel":[4],"approach":[5],"to":[6,47,51,97,111,144],"the":[7,70,78,81,85,99,103,122,125],"design":[8,88,109,129,159],"of":[9,62,80,124,133,174],"Delta-Sigma":[10],"Modulators":[11],"(DSMs)":[12],"for":[13,55],"Fractional-N":[14,57],"Phase":[15],"Locked":[16],"Loop":[17],"(PLL)":[18],"Frequency":[19,32,58],"Synthesizers":[20,33],"by":[21,27],"incorporating":[22],"an":[23,90],"approximate":[24,91],"adder":[25,92],"characterized":[26],"near-normal":[28,94],"error":[29,95],"distribution.":[30],"Traditional":[31],"utilize":[34],"DSMs":[35,146],"that":[36],"rely":[37],"on":[38,105],"precise":[39],"adders":[40],"and":[41,120,139,171,177],"Pseudo-Random":[42],"Binary":[43],"Sequence":[44],"(PRBS)":[45],"generators":[46,150],"provide":[48],"modulus":[49],"inputs":[50],"multi-modulus":[52],"frequency":[53,75],"dividers":[54],"achieving":[56],"Synthesis.":[59],"The":[60,127,157],"inclusion":[61],"PRBS":[63,149],"is":[64],"critical":[65],"in":[66,69,77,114,136,141,153,163,180],"introducing":[67],"randomness":[68],"DSM\u2019s":[71],"output,":[72],"thereby":[73],"mitigating":[74],"spurs":[76],"output":[79,164],"synthesizer.":[82,126],"In":[83],"contrast,":[84],"proposed":[86,128,158],"DSM":[87],"leverages":[89],"with":[93,148],"distribution":[96],"introduce":[98],"required":[100],"randomness,":[101],"eliminating":[102],"dependency":[104],"PRBS.":[106],"innovative":[108],"leads":[110],"substantial":[112],"improvements":[113],"power":[115,137],"efficiency,":[116],"area,":[117],"processing":[118],"speed":[119],"improves":[121],"performance":[123],"demonstrates":[130],"reduction":[132],"approximately":[134],"44.7%":[135],"consumption":[138],"39.73%":[140],"area":[142],"compared":[143],"conventional":[145],"combined":[147],"when":[151],"implemented":[152],"65nm":[154],"TSMC":[155],"technology.":[156],"achieves":[160],"comparable":[161],"accuracy":[162],"frequency,":[165],"maintains":[166],"similar":[167],"Signal-to-Noise":[168],"Ratio":[169],"(SNR)":[170],"Effective":[172],"Number":[173],"Bits":[175],"(ENOB),":[176],"shows":[178],"improvement":[179],"Spurious-Free":[181],"Dynamic":[182],"Range":[183],"(SFDR).":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}