{"id":"https://openalex.org/W4411725633","doi":"https://doi.org/10.1109/iscas56072.2025.11043658","title":"Optimized and Reconfigurable Hardware Design for ASCON AEAD and Hash Standards","display_name":"Optimized and Reconfigurable Hardware Design for ASCON AEAD and Hash Standards","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725633","doi":"https://doi.org/10.1109/iscas56072.2025.11043658"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052095277","display_name":"Islam Elsadek","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Islam Elsadek","raw_affiliation_strings":["The Ohio State University,Electrical and Computer Engineering,Columbus,Ohio,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Ohio State University,Electrical and Computer Engineering,Columbus,Ohio,USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022043428","display_name":"Eslam Yahya Tawfik","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eslam Tawfik","raw_affiliation_strings":["The Ohio State University,Electrical and Computer Engineering,Columbus,Ohio,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Ohio State University,Electrical and Computer Engineering,Columbus,Ohio,USA","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052095277"],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":4.1884,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.93502767,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9635000228881836,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9635000228881836,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9563000202178955,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.932699978351593,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7061732411384583},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.69376540184021},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5093368291854858},{"id":"https://openalex.org/keywords/sha-2","display_name":"SHA-2","score":0.5077368021011353},{"id":"https://openalex.org/keywords/secure-hash-algorithm","display_name":"Secure Hash Algorithm","score":0.5034963488578796},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4896850883960724},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48242005705833435},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4379744529724121},{"id":"https://openalex.org/keywords/hash-chain","display_name":"Hash chain","score":0.32222849130630493},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.13680139183998108}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7061732411384583},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.69376540184021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5093368291854858},{"id":"https://openalex.org/C190157925","wikidata":"https://www.wikidata.org/wiki/Q1968605","display_name":"SHA-2","level":4,"score":0.5077368021011353},{"id":"https://openalex.org/C9661340","wikidata":"https://www.wikidata.org/wiki/Q257799","display_name":"Secure Hash Algorithm","level":5,"score":0.5034963488578796},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4896850883960724},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48242005705833435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4379744529724121},{"id":"https://openalex.org/C135783594","wikidata":"https://www.wikidata.org/wiki/Q5678864","display_name":"Hash chain","level":3,"score":0.32222849130630493},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.13680139183998108}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309065","display_name":"Analog Devices","ror":"https://ror.org/01545pm61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W3088704016","https://openalex.org/W3134559703","https://openalex.org/W4304140744","https://openalex.org/W4311224134","https://openalex.org/W4312225702","https://openalex.org/W4312334343","https://openalex.org/W4312769088","https://openalex.org/W4394860462","https://openalex.org/W4396918461","https://openalex.org/W4401210351","https://openalex.org/W4406856630"],"related_works":["https://openalex.org/W4200497776","https://openalex.org/W2170400499","https://openalex.org/W4387913918","https://openalex.org/W2509647301","https://openalex.org/W2103190493","https://openalex.org/W2992265088","https://openalex.org/W3151879525","https://openalex.org/W2011214054","https://openalex.org/W2113619720","https://openalex.org/W2020037908"],"abstract_inverted_index":{"NIST":[0],"has":[1],"finalized":[2],"LWC":[3],"standardization":[4],"process":[5],"by":[6],"selecting":[7],"ASCON":[8,13,115],"as":[9,122],"the":[10,51,134,141,149],"new":[11],"standard.":[12],"is":[14,58,70,117],"a":[15,84,107],"versatile":[16],"algorithm":[17],"supporting":[18],"two":[19,35,55],"primary":[20],"functions:":[21],"AEAD":[22,29,53],"and":[23,34,54,64,99,125],"HASH.":[24],"The":[25,67],"standard":[26],"includes":[27],"three":[28,52],"variants":[30,37,57],"\"ASCON-128,":[31],"ASCON-128a,":[32],"ASCON-80pq\"":[33],"HASH":[36,56],"\"Hash,":[38],"Hasha\".":[39],"In":[40,105],"this":[41],"work":[42],"an":[43],"efficient":[44],"programable":[45],"hardware":[46,74,111],"solution":[47],"that":[48,131],"supports":[49],"all":[50],"designed":[59],"targeting":[60],"GF12nm":[61],"ASIC":[62],"technology":[63],"Spartan-7":[65],"FPGA.":[66],"programmable":[68,86],"design":[69,87],"compared":[71],"to":[72],"individual":[73],"implementations":[75,112],"of":[76,89,110],"each":[77,114],"variant,":[78],"demonstrating":[79],"significant":[80],"enhancements.":[81],"By":[82],"utilizing":[83],"single":[85],"instead":[88],"five":[90],"separate":[91],"ones,":[92],"61%":[93],"reduction":[94],"in":[95],"total":[96],"silicon":[97,151],"area":[98],"75%":[100],"energy":[101,126,136],"savings":[102],"are":[103,128],"achieved.":[104],"addition,":[106],"comprehensive":[108],"comparison":[109],"for":[113],"variant":[116],"provided.":[118],"Performance":[119],"metrics":[120],"such":[121],"area,":[123],"throughput,":[124],"consumption":[127,137],"evaluated,":[129],"revealing":[130],"ASCON-128a":[132],"offers":[133],"lowest":[135],"(0.45":[138],"pJ/bit)":[139],"with":[140],"highest":[142],"throughput":[143],"(12.15":[144],"Gbps),":[145],"while":[146],"ASCON-128":[147],"achieves":[148],"smallest":[150],"footprint":[152],"(1242":[153],"\u03bcm<sup":[154],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[155],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[156],"on":[157],"GF12nm).":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}