{"id":"https://openalex.org/W4411724922","doi":"https://doi.org/10.1109/iscas56072.2025.11043657","title":"Low Offset, High-Resolution Threshold Logic Design in 22nm FDSOI","display_name":"Low Offset, High-Resolution Threshold Logic Design in 22nm FDSOI","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411724922","doi":"https://doi.org/10.1109/iscas56072.2025.11043657"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090750828","display_name":"Himadri Singh Raghav","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Himadri Singh Raghav","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074657587","display_name":"Sachin Maheshwari","orcid":"https://orcid.org/0000-0002-9192-2961"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sachin Maheshwari","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031628623","display_name":"Marshall C. Smart","orcid":"https://orcid.org/0000-0001-5556-1815"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mike Smart","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017301291","display_name":"Alexander Serb","orcid":"https://orcid.org/0000-0002-8034-2398"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alexander Serb","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK,EH9 3FB","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090750828"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16439594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6975767016410828},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5596446990966797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49061909317970276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46691420674324036},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4179074764251709},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.39342257380485535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17816612124443054}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6975767016410828},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5596446990966797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49061909317970276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46691420674324036},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4179074764251709},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.39342257380485535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17816612124443054},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332972","display_name":"Defence Science and Technology Laboratory","ror":"https://ror.org/04jswqb94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1912439077","https://openalex.org/W1999256336","https://openalex.org/W2108690803","https://openalex.org/W2152142824","https://openalex.org/W2342387592","https://openalex.org/W2782282142","https://openalex.org/W2791549056","https://openalex.org/W2796708821","https://openalex.org/W2942952670","https://openalex.org/W2968422925","https://openalex.org/W2996647580","https://openalex.org/W3037965865","https://openalex.org/W4221139761","https://openalex.org/W4382502002","https://openalex.org/W4385624834"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W4404995717","https://openalex.org/W2016187641","https://openalex.org/W4404725684","https://openalex.org/W4246450666","https://openalex.org/W4388998267","https://openalex.org/W4409278740","https://openalex.org/W2898370298","https://openalex.org/W4410118003","https://openalex.org/W2137437058"],"abstract_inverted_index":{"This":[0],"paper":[1,37],"provides":[2],"a":[3,115,126],"case":[4],"study":[5],"for":[6],"enhancing":[7],"Threshold":[8],"Logic":[9],"(TL)":[10],"performance":[11],"by":[12,19,121],"exploiting":[13],"the":[14,43,48,55,79,119,135],"back-gate":[15,40],"bias":[16],"control":[17],"offered":[18],"22nm":[20],"Fully":[21],"Depleted":[22],"Silicon-on-Insulator":[23],"(FDSOI)":[24],"technology":[25],"across":[26],"three":[27],"process":[28],"corners":[29],"and":[30,46,63],"five":[31],"temperatures":[32,86],"under":[33,96],"transient":[34],"noise.":[35],"The":[36,90,109],"demonstrates":[38],"how":[39],"biasing":[41,98,112],"changes":[42],"threshold":[44],"voltage":[45],"reduces":[47],"offset":[49,61],"from":[50],"500\u00b5V":[51],"to":[52,72,125,134],"400\u00b5V.":[53],"Moreover,":[54],"improvement":[56,101],"of":[57,81,102,118,128],"200\u00b5V":[58],"in":[59,65,70,114,132],"symmetric":[60],"range":[62,106],"100\u00b5V":[64],"input":[66,105],"resolution":[67],"are":[68],"observed":[69],"comparison":[71,133],"conventional":[73,97,136],"biasing.":[74,137],"These":[75],"improvements":[76],"come":[77],"at":[78,85,107,123,130],"cost":[80],"increased":[82],"energy":[83],"dissipation":[84],"higher":[87],"than":[88],"27\u00b0C.":[89],"accuracy":[91],"detection":[92],"is":[93],"slightly":[94],"better":[95],"with":[99],"an":[100],"30\u00b5V":[103],"differential":[104],"125\u00b0C.":[108],"back":[110],"gate":[111],"results":[113],"marginal":[116],"shift":[117],"graph":[120],"0.03%":[122],"\u221255\u00b0C":[124],"maximum":[127],"8%":[129],"125\u00b0C":[131]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}