{"id":"https://openalex.org/W4411727324","doi":"https://doi.org/10.1109/iscas56072.2025.11043647","title":"The Adiabatic Capacitive Neuron: A Cross CMOS Technology Performance Comparison","display_name":"The Adiabatic Capacitive Neuron: A Cross CMOS Technology Performance Comparison","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411727324","doi":"https://doi.org/10.1109/iscas56072.2025.11043647"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090750828","display_name":"Himadri Singh Raghav","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Himadri Singh Raghav","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020888609","display_name":"Mike Smart","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mike Smart","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074657587","display_name":"Sachin Maheshwari","orcid":"https://orcid.org/0000-0002-9192-2961"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sachin Maheshwari","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017301291","display_name":"Alexander Serb","orcid":"https://orcid.org/0000-0002-8034-2398"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alexander Serb","raw_affiliation_strings":["University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh,Centre for Electronics Frontiers, School of Engineering,Scotland,UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090750828"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.7728,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74525897,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.7365096211433411},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7293812036514282},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5335536599159241},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4558523893356323},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4498054087162018},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4339753985404968},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3713659346103668},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35806870460510254},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30749934911727905},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22878217697143555},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17175331711769104},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.08820822834968567},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.06733334064483643}],"concepts":[{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.7365096211433411},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7293812036514282},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5335536599159241},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4558523893356323},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4498054087162018},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4339753985404968},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3713659346103668},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35806870460510254},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30749934911727905},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22878217697143555},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17175331711769104},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.08820822834968567},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.06733334064483643},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332972","display_name":"Defence Science and Technology Laboratory","ror":"https://ror.org/04jswqb94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2114503213","https://openalex.org/W2149070095","https://openalex.org/W2549287851","https://openalex.org/W2791549056","https://openalex.org/W2797825453","https://openalex.org/W2946420909","https://openalex.org/W2973406619","https://openalex.org/W3037965865","https://openalex.org/W3038247687","https://openalex.org/W3157151374","https://openalex.org/W4221139761","https://openalex.org/W4255150590","https://openalex.org/W4285405383","https://openalex.org/W4396690313"],"related_works":["https://openalex.org/W2121481186","https://openalex.org/W2389800961","https://openalex.org/W2390275299","https://openalex.org/W2354955446","https://openalex.org/W4247821566","https://openalex.org/W2364223523","https://openalex.org/W2158727005","https://openalex.org/W1543526270","https://openalex.org/W2886813482","https://openalex.org/W3113457251"],"abstract_inverted_index":{"This":[0],"paper":[1,69],"compares":[2],"the":[3,82,94,98,102,108,131,140],"cross-technology":[4],"performance":[5,96],"of":[6,97,101,125],"an":[7,45],"improved":[8],"Adiabatic":[9],"Capacitive":[10],"Neuron":[11,55],"(ACN)":[12],"design":[13],"variant.":[14],"Performance":[15],"is":[16,48],"compared":[17,149],"across":[18],"three":[19],"commercially":[20],"available":[21],"CMOS":[22],"technologies:":[23],"two":[24],"bulk":[25],"180nm":[26,115,151],"and":[27,29,60,85,89,116,127,137,146,152],"130nm":[28,117,153],"a":[30,52],"22nm,":[31],"ultra-low-power":[32],"Fully-Depleted":[33],"Silicon-On-Insulator":[34],"(FDSOI)":[35],"technology":[36,110],"for":[37],"extreme-edge":[38],"neuromorphic":[39],"computing.":[40],"For":[41],"comparison,":[42],"we":[43],"implement":[44],"ACN":[46],"that":[47,107],"functionally":[49],"equivalent":[50],"to":[51,80,150],"software-trained":[53],"Artificial":[54],"(AN)":[56],"with":[57],"binary":[58],"inputs":[59],"outputs,":[61],"as":[62,64],"well":[63],"positive,":[65],"real-valued":[66],"weights.":[67],"The":[68],"also":[70],"demonstrates":[71],"how":[72],"back-gate":[73],"biasing":[74],"in":[75,119],"FDSOI":[76],"can":[77],"be":[78],"used":[79],"manipulate":[81],"threshold":[83,88,141],"voltage":[84],"thus":[86],"reduce":[87],"leakage":[90],"losses,":[91],"further":[92],"enhancing":[93],"energy":[95,120,133],"adiabatic":[99],"components":[100],"ACN.":[103],"Simulation":[104],"results":[105],"demonstrate":[106],"22nm":[109],"node":[111],"dramatically":[112],"outperforms":[113],"its":[114],"counterparts":[118],"savings,":[121],"especially":[122],"at":[123],"frequencies":[124],"10MHz":[126],"above.":[128],"At":[129],"100MHz":[130],"synapse":[132],"savings":[134,143],"are":[135,144],"4.8x":[136],"3.5x,":[138],"while":[139],"logic":[142],"10x":[145],"4.5x":[147],"when":[148],"technologies":[154],"respectively.":[155]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}