{"id":"https://openalex.org/W4411726477","doi":"https://doi.org/10.1109/iscas56072.2025.11043458","title":"FPGA-Par: An Efficient Algorithm for Elegant Partitioning in Multi-FPGA Systems","display_name":"FPGA-Par: An Efficient Algorithm for Elegant Partitioning in Multi-FPGA Systems","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726477","doi":"https://doi.org/10.1109/iscas56072.2025.11043458"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101521176","display_name":"Hengshuai Gao","orcid":"https://orcid.org/0009-0002-9819-1652"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hengyue Gao","raw_affiliation_strings":["Nanjing University,School of Integrated Circuits,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103111549","display_name":"Chenyang Dai","orcid":"https://orcid.org/0000-0001-9609-0343"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenyang Dai","raw_affiliation_strings":["Nanjing University,School of Integrated Circuits,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000435361","display_name":"Jinlun Ji","orcid":"https://orcid.org/0009-0009-5260-5726"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinlun Ji","raw_affiliation_strings":["Nanjing University,School of Electronic Science and Engineering,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Electronic Science and Engineering,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101616088","display_name":"Bin Yan","orcid":"https://orcid.org/0000-0002-6228-3865"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Yan","raw_affiliation_strings":["Nanjing University,School of Electronic Science and Engineering,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Electronic Science and Engineering,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104279615","display_name":"Qiyue Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiyue Zhao","raw_affiliation_strings":["Nanjing University,School of Integrated Circuits,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011370947","display_name":"Jianmin Yuan","orcid":"https://orcid.org/0000-0002-9315-0854"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiangtao Yuan","raw_affiliation_strings":["Nanjing University,School of Integrated Circuits,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100448999","display_name":"Feng Li","orcid":"https://orcid.org/0009-0002-4302-462X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Li","raw_affiliation_strings":["Nanjing University,School of Integrated Circuits,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100361021","display_name":"Li Li","orcid":"https://orcid.org/0000-0001-7303-2538"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Li","raw_affiliation_strings":["Nanjing University,School of Electronic Science and Engineering,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Electronic Science and Engineering,China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009522891","display_name":"Yuxiang Fu","orcid":"https://orcid.org/0000-0003-1351-5460"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxiang Fu","raw_affiliation_strings":["Nanjing University,School of Integrated Circuits,China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5101521176"],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19503012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8608887195587158},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7340346574783325},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4881747364997864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37686675786972046},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32582926750183105}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8608887195587158},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7340346574783325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4881747364997864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37686675786972046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32582926750183105}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320330944","display_name":"Nature","ror":null},{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1567017017","https://openalex.org/W2003193909","https://openalex.org/W2063280452","https://openalex.org/W2063519198","https://openalex.org/W2161455936","https://openalex.org/W2542684176","https://openalex.org/W2963489471","https://openalex.org/W3140226502","https://openalex.org/W3206872038","https://openalex.org/W4200036442","https://openalex.org/W4242608849","https://openalex.org/W4255476700","https://openalex.org/W4311224548","https://openalex.org/W4386159666"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0,51],"work":[1],"introduces":[2],"FPGA-Par,":[3],"an":[4,14],"efficient":[5],"graph":[6],"partitioning":[7,17,25,82],"algorithm":[8,21],"for":[9,45],"multi-FPGA":[10,116],"systems.":[11],"FPGA-Par":[12,72],"utilizes":[13],"iterative":[15],"balanced":[16,28],"and":[18,92,99,102,112],"supernodes":[19],"transferring":[20],"that":[22,59,71],"transforms":[23],"imbalanced":[24,81],"problems":[26],"into":[27],"ones,":[29],"addressing":[30],"the":[31,43],"inefficiencies":[32],"associated":[33],"with":[34,55,90],"traditional":[35],"single-node":[36],"movement":[37],"methods,":[38],"as":[39,41],"well":[40],"eliminating":[42],"need":[44],"brute-force":[46],"exploration":[47],"of":[48],"imbalance":[49],"factors.":[50],"approach":[52],"achieves":[53,103],"partitions":[54],"flexible":[56],"size":[57],"ratios":[58],"satisfy":[60],"resource":[61],"constraints,":[62],"resulting":[63],"in":[64,107],"improved":[65],"partition":[66,87],"quality.":[67],"Experimental":[68],"results":[69],"demonstrate":[70],"reduces":[73],"time":[74],"overhead":[75],"by":[76,97],"55%":[77],"compared":[78],"to":[79],"state-of-the-art":[80],"algorithms.":[83],"Furthermore,":[84],"it":[85],"improves":[86],"quality":[88],"metrics,":[89],"Cut":[91],"Cut<inf":[93],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[94],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">max</inf>":[95],"decreasing":[96],"38%":[98],"25%,":[100],"respectively,":[101],"a":[104,115],"1.25x":[105],"increase":[106],"system":[108],"frequency":[109],"after":[110],"mapping":[111],"routing":[113],"on":[114],"system.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}