{"id":"https://openalex.org/W4411726211","doi":"https://doi.org/10.1109/iscas56072.2025.11043448","title":"Enhanced Time Amplifier with Trimming Voltage for Error Reduction in Time-to-Digital Converters","display_name":"Enhanced Time Amplifier with Trimming Voltage for Error Reduction in Time-to-Digital Converters","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726211","doi":"https://doi.org/10.1109/iscas56072.2025.11043448"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007956016","display_name":"Javad Ahmadi-Farsani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Javad Ahmadi-Farsani","raw_affiliation_strings":["FEIC-IWS - Europastraße 12,Silicon Austria Labs (SAL),Villach,Austria,A-9524"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FEIC-IWS - Europastraße 12,Silicon Austria Labs (SAL),Villach,Austria,A-9524","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016193387","display_name":"Ion Vornicu","orcid":"https://orcid.org/0000-0001-6865-5116"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Ion Vornicu","raw_affiliation_strings":["FEIC-IWS - Europastraße 12,Silicon Austria Labs (SAL),Villach,Austria,A-9524"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FEIC-IWS - Europastraße 12,Silicon Austria Labs (SAL),Villach,Austria,A-9524","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000469160","display_name":"Laurentiu Acasandrei","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Laurentiu Acasandrei","raw_affiliation_strings":["FEIC-IWS - Europastraße 12,Silicon Austria Labs (SAL),Villach,Austria,A-9524"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FEIC-IWS - Europastraße 12,Silicon Austria Labs (SAL),Villach,Austria,A-9524","institution_ids":["https://openalex.org/I4210123126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210123126"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15028157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9746999740600586,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/trimming","display_name":"Trimming","score":0.8684746026992798},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.7336932420730591},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6508747935295105},{"id":"https://openalex.org/keywords/voltage-reduction","display_name":"Voltage reduction","score":0.5353639125823975},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5315760374069214},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5239712595939636},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5237878561019897},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5171563029289246},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4223827123641968},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22663098573684692},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.14528414607048035},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07965129613876343}],"concepts":[{"id":"https://openalex.org/C56951928","wikidata":"https://www.wikidata.org/wiki/Q3539213","display_name":"Trimming","level":2,"score":0.8684746026992798},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.7336932420730591},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6508747935295105},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.5353639125823975},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5315760374069214},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5239712595939636},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5237878561019897},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5171563029289246},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4223827123641968},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22663098573684692},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.14528414607048035},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07965129613876343},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320318209","display_name":"Silicon Austria Labs","ror":"https://ror.org/03b1qgn79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1573445792","https://openalex.org/W2008148578","https://openalex.org/W2021831632","https://openalex.org/W2479854745","https://openalex.org/W2588636137","https://openalex.org/W2728682146","https://openalex.org/W2853334755","https://openalex.org/W2890379021","https://openalex.org/W3009068379","https://openalex.org/W3128270479","https://openalex.org/W4320002621"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2467235537","https://openalex.org/W4243755427","https://openalex.org/W1493074871","https://openalex.org/W2222099502","https://openalex.org/W2128287377","https://openalex.org/W1979067309","https://openalex.org/W2375590729","https://openalex.org/W2385024427","https://openalex.org/W2978797270"],"abstract_inverted_index":{"Time":[0],"amplifiers":[1],"are":[2],"crucial":[3],"integrated":[4],"circuit":[5],"design":[6],"components":[7],"enabling":[8],"ultra-fast":[9],"communication":[10],"systems":[11],"and":[12,39,56],"precise":[13],"time-domain":[14],"measurements.":[15],"This":[16],"paper":[17],"presents":[18],"a":[19,23,36,106,112],"new":[20],"iteration":[21],"of":[22,35,70,85,105],"time":[24,72,80,100,122],"amplifier,":[25],"specifically":[26],"engineered":[27],"to":[28,51,92,119],"enhance":[29],"its":[30,43,93],"functionality":[31],"through":[32],"the":[33,60,67,71,78,88,103,120],"incorporation":[34],"trimming":[37],"voltage":[38],"additional":[40],"capacitors":[41],"in":[42,59,87,115],"delay":[44],"cells.":[45],"These":[46],"modifications":[47],"have":[48],"been":[49],"devised":[50],"effectively":[52],"mitigate":[53],"output":[54,89,116],"errors":[55],"minimize":[57],"variations":[58],"amplified":[61],"pulse":[62],"width,":[63],"thereby":[64],"significantly":[65],"refining":[66],"overall":[68],"precision":[69],"amplifier.":[73],"Measurement":[74],"results":[75],"demonstrate":[76],"that":[77],"proposed":[79],"amplifier":[81,101,123],"achieves":[82],"an":[83],"improvement":[84],"46.43%":[86],"error":[90,117],"compared":[91,118],"conventional":[94,121],"counterpart.":[95],"Furthermore,":[96],"when":[97],"incorporating":[98],"this":[99],"into":[102],"structure":[104],"Nutt-based":[107],"Time-to-Digital":[108],"Converter,":[109],"it":[110],"exhibits":[111],"62.16%":[113],"reduction":[114],"implementation.":[124]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}