{"id":"https://openalex.org/W4411724961","doi":"https://doi.org/10.1109/iscas56072.2025.11043403","title":"Towards Designing a Unified DNN Architecture for Analog and Mixed-Signal Circuit Characterization","display_name":"Towards Designing a Unified DNN Architecture for Analog and Mixed-Signal Circuit Characterization","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411724961","doi":"https://doi.org/10.1109/iscas56072.2025.11043403"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043403","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021745462","display_name":"Deepthi Amuru","orcid":"https://orcid.org/0000-0003-0793-3244"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepthi Amuru","raw_affiliation_strings":["International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069918746","display_name":"Chetan Mittal","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chetan Mittal","raw_affiliation_strings":["International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060396811","display_name":"Zia Abbas","orcid":"https://orcid.org/0000-0002-3747-3640"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Zia Abbas","raw_affiliation_strings":["International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12434077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6884589791297913},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6505295038223267},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5360638499259949},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5288751125335693},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5029491782188416},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44956207275390625},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.44795548915863037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34304165840148926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2476048767566681},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1976359784603119},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19196546077728271},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.17228743433952332},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07953110337257385},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.07199510931968689}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6884589791297913},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6505295038223267},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5360638499259949},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5288751125335693},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5029491782188416},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44956207275390625},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.44795548915863037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34304165840148926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2476048767566681},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1976359784603119},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19196546077728271},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.17228743433952332},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07953110337257385},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.07199510931968689},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043403","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W400853255","https://openalex.org/W2051423425","https://openalex.org/W2066564423","https://openalex.org/W2118715072","https://openalex.org/W2130899131","https://openalex.org/W2133201500","https://openalex.org/W2151940289","https://openalex.org/W2165666706","https://openalex.org/W2184823127","https://openalex.org/W2769791151","https://openalex.org/W2886810525","https://openalex.org/W2920545734","https://openalex.org/W2968894924","https://openalex.org/W2969161917","https://openalex.org/W3091131165","https://openalex.org/W3107965887","https://openalex.org/W4200312391","https://openalex.org/W4297990030","https://openalex.org/W4312783382","https://openalex.org/W4380894245","https://openalex.org/W4387546396","https://openalex.org/W4391382610","https://openalex.org/W4401819964","https://openalex.org/W4406878393"],"related_works":["https://openalex.org/W3107994849","https://openalex.org/W4247143848","https://openalex.org/W2009883749","https://openalex.org/W2735573198","https://openalex.org/W29442446","https://openalex.org/W330727063","https://openalex.org/W2896904446","https://openalex.org/W1483407203","https://openalex.org/W4206825956","https://openalex.org/W2038503502"],"abstract_inverted_index":{"Analog":[0],"circuit":[1,34],"characterization":[2,35,155],"is":[3,40,85],"a":[4,79,92,99,126],"pivotal":[5],"phase":[6],"in":[7,26,118,149],"the":[8,136,141],"design":[9,19,63,150],"process,":[10,107],"serving":[11],"to":[12,22,55,58,106,146],"validate":[13],"their":[14],"performance.":[15],"It":[16,90],"ensures":[17],"that":[18,84],"choices":[20],"lead":[21],"optimization,":[23],"ultimately":[24],"resulting":[25],"reliable":[27],"and":[28,65,72,87,94,109,122,138,154],"robust":[29],"designs.":[30],"The":[31],"conventional,":[32],"resource-intensive":[33],"using":[36],"traditional":[37],"simulation":[38],"tools":[39],"being":[41],"supplanted":[42],"by":[43],"Machine":[44],"Learning":[45],"surrogate":[46],"models,":[47],"providing":[48],"computational":[49,152],"advantages.":[50],"Nevertheless,":[51],"these":[52],"models":[53],"tend":[54],"be":[56],"specific":[57],"particular":[59],"circuits,":[60],"demanding":[61],"significant":[62],"efforts":[64],"often":[66],"lacking":[67],"reusability":[68,139],"for":[69,97],"other":[70],"designs":[71],"topologies.":[73],"In":[74],"this":[75],"paper,":[76],"we":[77],"introduce":[78],"Unified":[80],"Neural":[81],"Network":[82],"Architecture":[83],"versatile":[86],"computationally":[88],"efficient.":[89],"offers":[91],"streamlined":[93],"effective":[95],"approach":[96],"modeling":[98],"diverse":[100],"array":[101],"of":[102,131,140],"analog":[103],"circuits":[104,117],"prone":[105],"voltage,":[108],"temperature":[110],"variations.":[111],"Experimental":[112],"trials":[113],"conducted":[114],"on":[115],"various":[116],"CMOS":[119],"180nm,":[120],"65nm":[121],"28nm":[123],"technologies":[124],"demonstrate":[125],"mean":[127],"average":[128],"percentage":[129],"error":[130],"less":[132],"than":[133],"1%,":[134],"affirming":[135],"effectiveness":[137],"proposed":[142],"architecture.":[143],"This":[144],"leads":[145],"substantial":[147],"savings":[148],"time,":[151],"resources,":[153],"costs.":[156]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}