{"id":"https://openalex.org/W4411724852","doi":"https://doi.org/10.1109/iscas56072.2025.11043377","title":"MTVSM-CIM: A Magnified-TMR VC-SOT-MRAM Computing-in-Memory Macro for Edge AI","display_name":"MTVSM-CIM: A Magnified-TMR VC-SOT-MRAM Computing-in-Memory Macro for Edge AI","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411724852","doi":"https://doi.org/10.1109/iscas56072.2025.11043377"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101592004","display_name":"Bingqian Song","orcid":"https://orcid.org/0009-0007-1672-1362"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Bingqian Song","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104175344","display_name":"Cancheng Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cancheng Xiao","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Fantao Gao","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fantao Gao","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101974183","display_name":"Jiahao Zhao","orcid":"https://orcid.org/0009-0001-2757-6777"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiahao Zhao","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074636507","display_name":"M. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengzhu Li","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ziwei Han","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziwei Han","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006887059","display_name":"Jianshi Tang","orcid":"https://orcid.org/0000-0001-8369-0067"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianshi Tang","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040105498","display_name":"Huaqiang Wu","orcid":"https://orcid.org/0000-0001-8359-7997"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huaqiang Wu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014725842","display_name":"Tianxiang Nan","orcid":"https://orcid.org/0000-0001-6804-2029"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianxiang Nan","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China,100084"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5101592004"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12437766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9797000288963318,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9453999996185303,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8058205842971802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6385104060173035},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5526580810546875},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5485138297080994},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43379783630371094},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42851200699806213},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.427126944065094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.352865070104599},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3277595043182373},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11018320918083191},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06646949052810669}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8058205842971802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6385104060173035},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5526580810546875},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5485138297080994},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43379783630371094},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42851200699806213},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.427126944065094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.352865070104599},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3277595043182373},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11018320918083191},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06646949052810669}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W2615320339","https://openalex.org/W2768900401","https://openalex.org/W2787759178","https://openalex.org/W2963602484","https://openalex.org/W3005599125","https://openalex.org/W3005619596","https://openalex.org/W3010771362","https://openalex.org/W3067010295","https://openalex.org/W3084623993","https://openalex.org/W3107913576","https://openalex.org/W3127994335","https://openalex.org/W3137507574","https://openalex.org/W3207552913","https://openalex.org/W4205230840","https://openalex.org/W4226111665","https://openalex.org/W4281874271","https://openalex.org/W4312036018","https://openalex.org/W4360607286","https://openalex.org/W4379527483","https://openalex.org/W4386429282","https://openalex.org/W4386429379","https://openalex.org/W4387250224","https://openalex.org/W4390816266","https://openalex.org/W4391622575","https://openalex.org/W4400233972"],"related_works":["https://openalex.org/W4403122749","https://openalex.org/W2002108625","https://openalex.org/W2375427054","https://openalex.org/W4231914254","https://openalex.org/W2163958441","https://openalex.org/W2074510558","https://openalex.org/W2076707939","https://openalex.org/W1576547964","https://openalex.org/W1998340208","https://openalex.org/W4206753316"],"abstract_inverted_index":{"Pursuit":[0],"of":[1,23,119,124,130,136],"energy":[2,106,117],"efficiency":[3,123],"and":[4,51,89,102,107,133,148],"accuracy":[5,135],"in":[6,30],"intelligent":[7],"edge":[8],"devices":[9],"drives":[10],"emerging":[11],"non-volatile":[12],"memories":[13],"(NVM)":[14],"developing":[15],"more":[16],"advanced":[17],"computing-in-memory":[18],"(CIM)":[19],"architectures.":[20],"The":[21],"application":[22],"high":[24,48,78,113],"performance":[25],"magnetoresistive":[26],"random-access":[27],"memory":[28],"(MRAM)":[29],"CIM":[31,65],"has":[32],"been":[33],"limited":[34],"due":[35],"to":[36,84,104],"its":[37],"inherent":[38],"non-ideal":[39],"characteristics":[40],"such":[41],"as":[42],"low":[43,45,52],"resistance,":[44],"switching":[46],"ratio,":[47],"area":[49,122],"overhead":[50],"accuracy.":[53],"In":[54],"this":[55],"work,":[56],"we":[57],"introduce":[58],"an":[59,81],"innovative":[60],"weighted":[61],"two-transistor-one-MTJ":[62],"(W-2T1R)":[63],"VC-SOT-MRAM":[64],"macro":[66],"that":[67],"addresses":[68],"these":[69],"challenges":[70],"with:":[71],"1)":[72],"a":[73,97],"novel":[74],"2T1R":[75],"cell":[76],"with":[77,116],"TMR;":[79],"2)":[80],"excellent":[82],"approach":[83],"assign":[85],"multi-bit":[86],"array":[87],"weight":[88,147],"the":[90],"redundancy":[91],"sub-track":[92],"for":[93,141],"linear":[94,114],"promotion;":[95],"3)":[96],"bitwise":[98],"input":[99],"sparsity":[100],"dataflow":[101],"architecture":[103],"improve":[105],"latency.":[108],"Our":[109],"proposal,":[110],"excels":[111],"at":[112],"computing,":[115],"efficiencies":[118],"105.5":[120],"TOPS/W,":[121],"0.73":[125],"TOPS/mm<sup":[126],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[127],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>,":[128],"throughput":[129],"7.2":[131],"TOPS":[132],"classification":[134],"91.46%":[137],"on":[138,151],"CIFAR-10":[139],"dataset":[140],"configurations":[142],"comprising":[143],"6-bit":[144,149],"input,":[145],"3-bit":[146],"output":[150],"VGG-8":[152],"model.":[153]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}