{"id":"https://openalex.org/W4411725431","doi":"https://doi.org/10.1109/iscas56072.2025.11043374","title":"A Refresh-Reduction Digital eDRAM CIM Macro using Asymmetric Error Tolerance Scheme","display_name":"A Refresh-Reduction Digital eDRAM CIM Macro using Asymmetric Error Tolerance Scheme","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725431","doi":"https://doi.org/10.1109/iscas56072.2025.11043374"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001376937","display_name":"Yue Cao","orcid":"https://orcid.org/0000-0001-6948-7222"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yue Cao","raw_affiliation_strings":["Fudan University,School of Microelectronics, Frontier Institute of Chip and System,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics, Frontier Institute of Chip and System,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101564908","display_name":"Yuanyuan Han","orcid":"https://orcid.org/0000-0002-3440-0999"},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanyuan Han","raw_affiliation_strings":["Zhangjiang Laboratory,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory,Shanghai,China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085433686","display_name":"Keji Zhou","orcid":"https://orcid.org/0000-0002-3078-4542"},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Keji Zhou","raw_affiliation_strings":["Zhangjiang Laboratory,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory,Shanghai,China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003541204","display_name":"Chengshuo Yu","orcid":"https://orcid.org/0000-0003-0897-7871"},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengshuo Yu","raw_affiliation_strings":["Zhangjiang Laboratory,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory,Shanghai,China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105471967","display_name":"Tommaso Cai","orcid":"https://orcid.org/0000-0002-7234-3526"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianci Cai","raw_affiliation_strings":["Fudan University,School of Microelectronics, Frontier Institute of Chip and System,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics, Frontier Institute of Chip and System,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045358041","display_name":"Jianguo Yang","orcid":"https://orcid.org/0000-0002-3387-1238"},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["Zhangjiang Laboratory,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory,Shanghai,China","institution_ids":["https://openalex.org/I4210114190"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5001376937"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1641844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14276","display_name":"Power Systems and Technologies","score":0.9319999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14276","display_name":"Power Systems and Technologies","score":0.9319999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6770747900009155},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6716705560684204},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6372367143630981},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5275708436965942},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.512712836265564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3863227069377899},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36724239587783813},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3658086061477661},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32142072916030884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1490805447101593}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6770747900009155},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6716705560684204},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6372367143630981},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5275708436965942},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.512712836265564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3863227069377899},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36724239587783813},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3658086061477661},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32142072916030884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1490805447101593},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2050900502","https://openalex.org/W2798670698","https://openalex.org/W2889628459","https://openalex.org/W2995310383","https://openalex.org/W3013914417","https://openalex.org/W3099871312","https://openalex.org/W3134526034","https://openalex.org/W3134703406","https://openalex.org/W3138828421","https://openalex.org/W3159287959","https://openalex.org/W4207063504","https://openalex.org/W4226402784","https://openalex.org/W4286571868","https://openalex.org/W4301344432","https://openalex.org/W4313123335","https://openalex.org/W4324292104","https://openalex.org/W4386764212","https://openalex.org/W4392746125","https://openalex.org/W4392746404","https://openalex.org/W4396909940","https://openalex.org/W4399880783","https://openalex.org/W4405304054"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W3148568549","https://openalex.org/W2030816003","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2161286015","https://openalex.org/W2269474412","https://openalex.org/W1968572156"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5,76,110,118],"refresh-reduction":[6],"3T1C":[7,59],"eDRAM-based":[8,40,103],"digital":[9],"Compute-In-Memory":[10],"(CIM)":[11],"macro":[12,42],"with":[13],"an":[14,39],"asymmetric":[15,31,64,71],"error":[16,32,65,72],"tolerance":[17,33,73],"scheme":[18,34],"to":[19,43,82],"improve":[20],"the":[21,45,48,52,56,69,114],"energy":[22,123],"consumption":[23,94],"caused":[24],"by":[25,95],"frequent":[26],"refresh":[27,53,78,84,115],"operations.":[28],"The":[29,100],"novel":[30],"is":[35,80],"first":[36],"implemented":[37],"in":[38,113,121],"CIM":[41,88,97,104],"mitigate":[44],"effects":[46],"of":[47,55],"wrong":[49],"weights,":[50],"extending":[51],"period":[54,116],"eDRAM":[57,60],"cell.":[58],"cell":[61],"exhibits":[62],"precise":[63],"behavior,":[66],"perfectly":[67],"adapting":[68],"proposed":[70,101],"scheme.":[74],"Additionally,":[75],"reconfigurable":[77],"controller":[79],"introduced":[81],"eliminate":[83],"performance":[85],"overhead":[86],"during":[87],"operations":[89],"and":[90,117,127],"further":[91],"reduce":[92],"power":[93],"reusing":[96],"readout":[98],"data.":[99],"128Kb":[102],"macro,":[105],"simulated":[106],"at":[107,125],"28nm,":[108],"achieves":[109],"98-100%":[111],"improvement":[112,120],"21.5%":[119],"average":[122],"efficiency":[124],"25\u00b0C":[126],"60\u00b0C.":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}