{"id":"https://openalex.org/W4411725478","doi":"https://doi.org/10.1109/iscas56072.2025.11043355","title":"Live Demonstration: A Programmable A/D Converter Array with Interactive Compiler","display_name":"Live Demonstration: A Programmable A/D Converter Array with Interactive Compiler","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725478","doi":"https://doi.org/10.1109/iscas56072.2025.11043355"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102732183","display_name":"Zhishuai Zhang","orcid":"https://orcid.org/0009-0006-0383-4811"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhishuai Zhang","raw_affiliation_strings":["Tsinghua University,Department of Electronic Engineering,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101435510","display_name":"Chao Yuan","orcid":"https://orcid.org/0000-0003-2311-1435"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chitian Yuan","raw_affiliation_strings":["Tsinghua University,Weixian College,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Weixian College,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jiantao Li","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiantao Li","raw_affiliation_strings":["Tsinghua University,Weixian College,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Weixian College,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083124889","display_name":"Kun\u2010Yi Andrew Lin","orcid":"https://orcid.org/0000-0003-1058-3097"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Lin","raw_affiliation_strings":["Tsinghua University,Weixian College,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Weixian College,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014903854","display_name":"Yi Zhong","orcid":"https://orcid.org/0009-0000-8183-838X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Zhong","raw_affiliation_strings":["Tsinghua University,Department of Electronic Engineering,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070329670","display_name":"Nan Sun","orcid":"https://orcid.org/0000-0002-5536-8385"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nan Sun","raw_affiliation_strings":["Tsinghua University,Department of Electronic Engineering,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022571725","display_name":"Lu Jie","orcid":"https://orcid.org/0000-0001-5046-3917"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lu Jie","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5102732183"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15358791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9581999778747559,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9581999778747559,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7722094058990479},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7472023963928223},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5103580355644226},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4452883005142212},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3598616123199463},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.16320344805717468},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.11084631085395813}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7722094058990479},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7472023963928223},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5103580355644226},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4452883005142212},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3598616123199463},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.16320344805717468},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.11084631085395813},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W4376134013","https://openalex.org/W4407022897"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W3022525969","https://openalex.org/W1713081424","https://openalex.org/W2127315869","https://openalex.org/W1904803855","https://openalex.org/W1523769955","https://openalex.org/W2245390655","https://openalex.org/W4379536100"],"abstract_inverted_index":{"This":[0],"live":[1],"demonstration":[2],"presents":[3],"a":[4,33,39,69,79],"highly":[5],"programmable":[6],"analog-to-digital":[7],"converter":[8],"(ADC).":[9],"The":[10,86],"ADC":[11,59,90],"is":[12],"composed":[13],"of":[14,17,21,42,93],"an":[15,89],"array":[16],"conversion":[18,28],"blocks,":[19],"each":[20],"which":[22],"can":[23,30,61],"be":[24,62],"individually":[25],"programmed.":[26,64],"These":[27],"blocks":[29],"collaborate":[31],"through":[32],"flexible":[34],"bus":[35],"system":[36,51,67,87],"to":[37,74,81,95,100],"achieve":[38],"wide":[40],"range":[41,92],"functionalities":[43],"and":[44,78,98],"performance":[45,91],"coverage.":[46],"An":[47],"interactive":[48],"online":[49],"programming":[50,76],"based":[52],"on":[53],"Matlab":[54],"intuitively":[55],"demonstrates":[56],"how":[57],"the":[58,66,83],"chip":[60],"easily":[63],"Additionally,":[65],"includes":[68],"design":[70],"rule":[71],"check":[72],"function":[73],"ensure":[75],"validity,":[77],"simulator":[80],"predict":[82],"actual":[84],"performance.":[85],"showcases":[88],"MHz":[94],"GHz":[96],"bandwidth":[97],"30dB":[99],"80dB":[101],"SNDR.":[102]},"counts_by_year":[],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}