{"id":"https://openalex.org/W4411725408","doi":"https://doi.org/10.1109/iscas56072.2025.11043330","title":"Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing","display_name":"Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725408","doi":"https://doi.org/10.1109/iscas56072.2025.11043330"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038553166","display_name":"Bo-Yu Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Bo-Yu Chen","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067793643","display_name":"Tian\u2010Sheuan Chang","orcid":"https://orcid.org/0000-0002-0561-8745"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tian-Sheuan Chang","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038553166"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.7467,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74177143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7563417553901672},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5578761100769043},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5019526481628418},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.45675572752952576},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4437788724899292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42987293004989624},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39080798625946045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3658856153488159},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1680845022201538},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11843138933181763},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10193106532096863}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7563417553901672},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5578761100769043},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5019526481628418},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.45675572752952576},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4437788724899292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42987293004989624},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39080798625946045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3658856153488159},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1680845022201538},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11843138933181763},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10193106532096863}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1570411240","https://openalex.org/W2892077605","https://openalex.org/W3042725081","https://openalex.org/W3092176129","https://openalex.org/W3102750118","https://openalex.org/W3116977674","https://openalex.org/W3158596234","https://openalex.org/W3183450825","https://openalex.org/W3208650852","https://openalex.org/W4280536985","https://openalex.org/W4379382509","https://openalex.org/W4389331480","https://openalex.org/W4396712890"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2139962137"],"abstract_inverted_index":{"This":[0,65],"paper":[1],"introduces":[2],"the":[3,21,32,53],"first":[4],"low-power":[5],"hardware":[6,39],"accelerator":[7,87],"for":[8],"Spiking":[9],"Transformers,":[10],"an":[11],"emerging":[12],"alternative":[13],"to":[14,25],"traditional":[15],"artificial":[16],"neural":[17,63],"networks.":[18,64],"By":[19],"modifying":[20],"base":[22],"Spikformer":[23],"model":[24,33,100],"use":[26],"IAND":[27],"instead":[28],"of":[29,58,120,131],"residual":[30],"addition,":[31],"exclusively":[34],"utilizes":[35],"spike":[36,112],"computation.":[37],"The":[38,86],"employs":[40],"a":[41,47,117],"fully":[42],"parallel":[43],"tick-batching":[44],"dataflow":[45],"and":[46,55,78,90,93,129],"time-step":[48],"reconfigurable":[49],"neuron":[50],"architecture,":[51],"addressing":[52],"delay":[54,77],"power":[56,118],"challenges":[57],"multi-timestep":[59],"processing":[60],"in":[61,73,103],"spiking":[62],"approach":[66],"processes":[67],"outputs":[68],"from":[69],"all":[70],"time":[71],"steps":[72],"parallel,":[74],"reducing":[75],"computation":[76],"eliminating":[79],"membrane":[80],"memory,":[81],"thereby":[82],"lowering":[83],"energy":[84],"consumption.":[85],"supports":[88],"3x3":[89],"1x1":[91],"convolutions":[92],"matrix":[94],"operations":[95,113],"through":[96],"vectorized":[97],"processing,":[98],"meeting":[99],"requirements.":[101],"Implemented":[102],"TSMC\u2019s":[104],"28nm":[105],"process,":[106],"it":[107],"achieves":[108],"3.456":[109],"TSOPS":[110],"(tera":[111],"per":[114],"second)":[115],"with":[116],"efficiency":[119],"38.334":[121],"TSOPS/W":[122],"at":[123],"500MHz,":[124],"using":[125],"198.46K":[126],"logic":[127],"gates":[128],"139.25KB":[130],"SRAM.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}