{"id":"https://openalex.org/W4411724854","doi":"https://doi.org/10.1109/iscas56072.2025.11043244","title":"Stream-Driven Acceleration for Embedded RISC-V SoCs","display_name":"Stream-Driven Acceleration for Embedded RISC-V SoCs","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411724854","doi":"https://doi.org/10.1109/iscas56072.2025.11043244"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113028364","display_name":"Jo\u00e3o M. M. Maia","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Jo\u00e3o Maia","raw_affiliation_strings":["INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048910980","display_name":"Ana Silveira","orcid":"https://orcid.org/0000-0002-3029-7891"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Ana Silveira","raw_affiliation_strings":["INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5118663970","display_name":"Gon\u00e7alo Mid\u00f5es","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Gon\u00e7alo Mid\u00f5es","raw_affiliation_strings":["INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058701648","display_name":"Nuno Neves","orcid":"https://orcid.org/0000-0003-0628-2259"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Neves","raw_affiliation_strings":["INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075054918","display_name":"Pedro Tom\u00e1s","orcid":"https://orcid.org/0000-0001-8083-4432"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Pedro Tom\u00e1s","raw_affiliation_strings":["INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015710714","display_name":"Nuno Roma","orcid":"https://orcid.org/0000-0003-2491-4977"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Roma","raw_affiliation_strings":["INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T&#x00E9;cnico, Universidade de Lisboa,Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5113028364"],"corresponding_institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"],"apc_list":null,"apc_paid":null,"fwci":2.435,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.87976429,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.7342886924743652},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5864136815071106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5249868631362915},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4865075945854187},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4857202172279358},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2380112111568451},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.19329071044921875},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18084505200386047}],"concepts":[{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.7342886924743652},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5864136815071106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5249868631362915},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4865075945854187},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4857202172279358},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2380112111568451},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.19329071044921875},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18084505200386047},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W37253703","https://openalex.org/W1964471912","https://openalex.org/W2162639668","https://openalex.org/W2234679013","https://openalex.org/W2289252105","https://openalex.org/W2346205343","https://openalex.org/W2606722458","https://openalex.org/W2626186664","https://openalex.org/W2626953429","https://openalex.org/W2783444794","https://openalex.org/W2912012512","https://openalex.org/W3016309475","https://openalex.org/W3027968530","https://openalex.org/W3033264647","https://openalex.org/W3036079062","https://openalex.org/W3191906639","https://openalex.org/W4229485246","https://openalex.org/W4282983059","https://openalex.org/W4286489560","https://openalex.org/W4292169167","https://openalex.org/W4376123125","https://openalex.org/W4393406997","https://openalex.org/W4394569809","https://openalex.org/W4394998508","https://openalex.org/W6764770523","https://openalex.org/W6810257735","https://openalex.org/W6859664647"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2087695844","https://openalex.org/W1993387723","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2036644923","https://openalex.org/W2142443274"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,15,61,76,86,121],"stream-driven":[4],"computational":[5,80],"model":[6],"that":[7],"expands":[8],"the":[9,32,50,65,91],"recent":[10],"stream":[11,54],"vectorization":[12],"paradigm":[13],"into":[14,53],"full":[16],"dataflow-driven":[17],"computing":[18],"model.":[19],"It":[20],"exploits":[21,69],"spatial":[22,71],"computation":[23],"and":[24,45,57,72,117],"time-multiplexing,":[25],"while":[26],"relying":[27],"on":[28,85],"streaming":[29],"engines":[30],"implementing":[31],"RISC-V":[33,124],"UVE":[34],"specification":[35],"to":[36,95,107],"manage":[37],"data":[38],"access":[39],"patterns,":[40],"thus":[41],"streamlining":[42],"memory":[43],"operations":[44],"reducing":[46],"latency.":[47],"By":[48],"abstracting":[49],"kernel":[51],"loops":[52],"data-flow":[55],"graphs":[56],"mapping":[58],"them":[59],"onto":[60],"processing":[62],"element":[63],"array,":[64],"conceived":[66],"accelerator":[67],"architecture":[68],"both":[70],"temporal":[73],"parallelism":[74],"across":[75],"wide":[77],"range":[78],"of":[79,105],"tasks.":[81],"Experimental":[82],"results,":[83],"conducted":[84],"synthesized":[87],"7nm":[88],"implementation,":[89],"demonstrate":[90],"proposed":[92],"model\u2019s":[93],"potential":[94],"develop":[96],"high-efficiency":[97],"accelerators":[98],"in":[99],"data-intensive":[100],"applications,":[101],"offering":[102],"performance":[103],"gains":[104],"up":[106],"6\u00d7":[108],"compared":[109,119],"with":[110,115,120,127],"an":[111],"ARM":[112],"Cortex-A53":[113],"CPU":[114],"NEON":[116],"15\u00d7":[118],"scalar":[122],"Rocket":[123],"CPU,":[125],"along":[126],"3.86\u00d7":[128],"energy":[129],"efficiency":[130],"improvements.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
