{"id":"https://openalex.org/W4411726620","doi":"https://doi.org/10.1109/iscas56072.2025.11043238","title":"FARMER: An Online-Learning Driven Methodology for Workload Consolidation on Large FPGAs","display_name":"FARMER: An Online-Learning Driven Methodology for Workload Consolidation on Large FPGAs","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411726620","doi":"https://doi.org/10.1109/iscas56072.2025.11043238"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056381758","display_name":"Gabriele Montanaro","orcid":"https://orcid.org/0000-0003-1119-2629"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gabriele Montanaro","raw_affiliation_strings":["Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039887680","display_name":"Francesco Trov\u00f2","orcid":"https://orcid.org/0000-0001-5796-7667"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Trov\u00f2","raw_affiliation_strings":["Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016373122","display_name":"Davide Zoni","orcid":"https://orcid.org/0000-0002-9951-062X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Zoni","raw_affiliation_strings":["Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB),Milan,Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056381758"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":4.9055,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.94603414,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9751999974250793,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9736999869346619,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.7165613770484924},{"id":"https://openalex.org/keywords/consolidation","display_name":"Consolidation (business)","score":0.6587110757827759},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6365635991096497},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5574865341186523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3851327896118164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2680678367614746},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1764361560344696},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.16257831454277039},{"id":"https://openalex.org/keywords/accounting","display_name":"Accounting","score":0.07773691415786743}],"concepts":[{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.7165613770484924},{"id":"https://openalex.org/C2776014549","wikidata":"https://www.wikidata.org/wiki/Q3050847","display_name":"Consolidation (business)","level":2,"score":0.6587110757827759},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6365635991096497},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5574865341186523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3851327896118164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2680678367614746},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1764361560344696},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.16257831454277039},{"id":"https://openalex.org/C121955636","wikidata":"https://www.wikidata.org/wiki/Q4116214","display_name":"Accounting","level":1,"score":0.07773691415786743}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1293486","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1293486","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2063128198","https://openalex.org/W2147657366","https://openalex.org/W2156499539","https://openalex.org/W2168405694","https://openalex.org/W2595507424","https://openalex.org/W2914831644","https://openalex.org/W2936567838","https://openalex.org/W2946068432","https://openalex.org/W3161407708","https://openalex.org/W4210258659","https://openalex.org/W4210905692","https://openalex.org/W4239385313","https://openalex.org/W4311309814","https://openalex.org/W4390693436","https://openalex.org/W4406014479","https://openalex.org/W6764988152","https://openalex.org/W6789179108"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2000785801","https://openalex.org/W986318368","https://openalex.org/W2384410913","https://openalex.org/W2352878646","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"With":[0],"the":[1,26,39,58,66,73,83,123],"ever-increasing":[2],"demand":[3],"for":[4,20],"performance":[5],"and":[6,76],"scalability":[7],"in":[8],"cloud":[9],"applications,":[10],"high-performance":[11],"computing":[12],"(HPC)":[13],"facilities":[14],"are":[15],"starting":[16],"to":[17,37,64,81],"include":[18],"FPGAs":[19],"workload":[21],"acceleration.":[22],"To":[23],"efficiently":[24],"exploit":[25],"massive":[27],"amount":[28],"of":[29,31,41,60,68,93,118,122],"resources":[30],"high-end":[32],"FPGAs,":[33],"it":[34],"is":[35],"paramount":[36],"optimize":[38],"allocation":[40],"multiple":[42],"applications":[43,70],"on":[44,72,97],"a":[45,52,77,90,98,112],"single":[46],"device.":[47],"This":[48],"paper":[49],"proposes":[50],"FARMER,":[51],"novel":[53],"online":[54],"learning":[55],"methodology":[56],"harnessing":[57],"power":[59],"Gaussian":[61],"Process":[62],"regression":[63],"model":[65],"throughput":[67],"different":[69],"running":[71],"same":[74],"FPGA,":[75],"sequential":[78],"decision-making":[79],"approach":[80],"explore":[82],"available":[84],"configurations":[85],"efficiently.":[86],"Experimental":[87],"results":[88],"considering":[89],"large":[91],"variety":[92],"representative":[94],"scenarios":[95],"tested":[96],"real":[99],"prototyping":[100],"platform":[101],"featuring":[102],"an":[103,116],"AMD":[104],"Virtex-7":[105],"FPGA":[106],"show":[107],"that":[108],"FARMER":[109],"always":[110],"finds":[111],"feasible":[113],"solution":[114],"with":[115],"exploration":[117],"less":[119],"than":[120],"0.1%":[121],"whole":[124],"design":[125],"space.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}