{"id":"https://openalex.org/W4411725918","doi":"https://doi.org/10.1109/iscas56072.2025.11043185","title":"Lightweight FPGA Implementation of the Shadow PUF Module for Generating Reconfigurable Proxy PUFs","display_name":"Lightweight FPGA Implementation of the Shadow PUF Module for Generating Reconfigurable Proxy PUFs","publication_year":2025,"publication_date":"2025-05-25","ids":{"openalex":"https://openalex.org/W4411725918","doi":"https://doi.org/10.1109/iscas56072.2025.11043185"},"language":"en","primary_location":{"id":"doi:10.1109/iscas56072.2025.11043185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027642843","display_name":"Pablo Rojas","orcid":null},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Pablo Rojas","raw_affiliation_strings":["University of Louisiana at Lafayette,Department of Electrical and Computer Engineering,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Louisiana at Lafayette,Department of Electrical and Computer Engineering,USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024773614","display_name":"Sara Alahmadi","orcid":null},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sara Alahmadi","raw_affiliation_strings":["University of Louisiana at Lafayette,Center of Advanced Computer Studies,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Louisiana at Lafayette,Center of Advanced Computer Studies,USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010023744","display_name":"Magdy Bayoumi","orcid":"https://orcid.org/0000-0002-0630-5273"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy Bayoumi","raw_affiliation_strings":["University of Louisiana at Lafayette,Department of Electrical and Computer Engineering,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Louisiana at Lafayette,Department of Electrical and Computer Engineering,USA","institution_ids":["https://openalex.org/I79516672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027642843"],"corresponding_institution_ids":["https://openalex.org/I79516672"],"apc_list":null,"apc_paid":null,"fwci":2.0561,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.85572597,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8396767377853394},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7262170910835266},{"id":"https://openalex.org/keywords/proxy","display_name":"Proxy (statistics)","score":0.7104556560516357},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6183706521987915},{"id":"https://openalex.org/keywords/shadow","display_name":"Shadow (psychology)","score":0.4668116569519043},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4174862504005432},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37175452709198}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8396767377853394},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7262170910835266},{"id":"https://openalex.org/C2780148112","wikidata":"https://www.wikidata.org/wiki/Q1432581","display_name":"Proxy (statistics)","level":2,"score":0.7104556560516357},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6183706521987915},{"id":"https://openalex.org/C117797892","wikidata":"https://www.wikidata.org/wiki/Q286363","display_name":"Shadow (psychology)","level":2,"score":0.4668116569519043},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4174862504005432},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37175452709198},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas56072.2025.11043185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas56072.2025.11043185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1969455838","https://openalex.org/W1995871244","https://openalex.org/W2000171858","https://openalex.org/W2014299685","https://openalex.org/W2044389004","https://openalex.org/W2080284304","https://openalex.org/W2129720900","https://openalex.org/W2130351941","https://openalex.org/W2265382507","https://openalex.org/W3035865743","https://openalex.org/W3094335079","https://openalex.org/W3147945423","https://openalex.org/W3177061203","https://openalex.org/W4308479948","https://openalex.org/W4312628217"],"related_works":["https://openalex.org/W2893218741","https://openalex.org/W2111241003","https://openalex.org/W4392589133","https://openalex.org/W2558319350","https://openalex.org/W1492594177","https://openalex.org/W2355315220","https://openalex.org/W1842742976","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Physically":[0],"unclonable":[1],"functions":[2],"(PUFs)":[3],"are":[4],"hardware":[5],"security":[6,93],"primitives":[7],"with":[8,20,54],"notable":[9],"success":[10],"in":[11,22],"secure":[12],"key":[13],"generation":[14],"applications,":[15],"but":[16],"have":[17],"been":[18],"faced":[19],"challenges":[21],"device":[23],"authentication":[24],"applications.":[25],"This":[26],"paper":[27],"provides":[28],"an":[29,83],"FPGA":[30],"implementation":[31,71],"of":[32,80],"the":[33,43,69,87,97],"Shadow":[34],"PUF":[35],"design":[36,51,67,89],"for":[37,68,95],"generating":[38],"reconfigurable":[39],"PUFs":[40],"to":[41],"mitigate":[42],"dangers":[44],"posed":[45],"by":[46],"modeling":[47],"attacks.":[48],"The":[49,65],"proposed":[50,88],"is":[52],"scalable":[53],"sampled":[55],"randomness":[56],"and":[57,62,77],"uniqueness":[58],"values":[59],"averaging":[60],"48.88%":[61],"48.05%,":[63],"respectively.":[64],"selected":[66],"proof-of-concept":[70],"utilized":[72],"239":[73],"logic":[74],"cells":[75],"(LCs)":[76],"256":[78],"bits":[79],"memory":[81],"on":[82],"iCE40":[84],"HX1K":[85],"FPGA\u2014highlighting":[86],"as":[90],"a":[91],"viable":[92],"core":[94],"even":[96],"most":[98],"resource-constrained":[99],"devices.":[100]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-05-09T13:55:54.758798","created_date":"2025-10-10T00:00:00"}