{"id":"https://openalex.org/W3157525423","doi":"https://doi.org/10.1109/iscas51556.2021.9401762","title":"Fast FPGA-Based Emulation for ReRAM-Enabled Deep Neural Network Accelerator","display_name":"Fast FPGA-Based Emulation for ReRAM-Enabled Deep Neural Network Accelerator","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157525423","doi":"https://doi.org/10.1109/iscas51556.2021.9401762","mag":"3157525423"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033983569","display_name":"Yongquan Shi","orcid":"https://orcid.org/0000-0001-9515-7577"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yongquan Shi","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080944993","display_name":"Yongshuai Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongshuai Sun","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008057183","display_name":"Jianfei Jiang","orcid":"https://orcid.org/0000-0002-5521-6197"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Jiang","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054897331","display_name":"Guanghui He","orcid":"https://orcid.org/0000-0002-0486-6421"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guanghui He","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100739881","display_name":"Qin Wang","orcid":"https://orcid.org/0000-0002-1142-1340"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qin Wang","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045693138","display_name":"Naifeng Jing","orcid":"https://orcid.org/0000-0001-8417-5796"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Naifeng Jing","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5033983569"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.5014,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.62930447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9374915361404419},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8549813032150269},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.764452338218689},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6446938514709473},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6425599455833435},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5321903228759766},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5155377388000488},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46540623903274536},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.43197330832481384},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3385690450668335},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27078670263290405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07091450691223145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06732681393623352}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9374915361404419},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8549813032150269},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.764452338218689},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6446938514709473},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6425599455833435},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5321903228759766},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5155377388000488},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46540623903274536},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.43197330832481384},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3385690450668335},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27078670263290405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07091450691223145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06732681393623352},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1983964264","https://openalex.org/W1999085092","https://openalex.org/W2031002470","https://openalex.org/W2045469471","https://openalex.org/W2048266589","https://openalex.org/W2073572292","https://openalex.org/W2080391538","https://openalex.org/W2132367602","https://openalex.org/W2162651880","https://openalex.org/W2518281301","https://openalex.org/W2540279855","https://openalex.org/W2804032941","https://openalex.org/W2906472504","https://openalex.org/W2912296468","https://openalex.org/W2913104037","https://openalex.org/W2963114857","https://openalex.org/W2996781237","https://openalex.org/W3005619596","https://openalex.org/W4243519499"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016","https://openalex.org/W2129151116"],"abstract_inverted_index":{"Resistive-RAM":[0],"(ReRAM)":[1],"based":[2],"deep":[3],"neural":[4],"network":[5],"(DNN)":[6],"accelerator":[7,26,76,86],"has":[8],"shown":[9],"great":[10],"potential":[11],"to":[12,38,95,111,156],"address":[13],"the":[14,39,45,52,74,113,131,152],"memory":[15],"wall":[16],"problem":[17],"for":[18,62,73,99,123,138,147,161],"its":[19,32],"processing-in-memory":[20],"(PIM)":[21],"capacity.":[22],"However,":[23],"ReRAM":[24,46,59,78,148,159],"DNN":[25,75,85,125,149],"still":[27],"faces":[28],"various":[29],"challenges":[30],"in":[31,88],"early":[33],"architecture":[34,87],"design":[35],"phase":[36],"due":[37],"unpredictable":[40],"variability":[41],"and":[42,90,121,168],"limitation":[43],"of":[44,77],"device.":[47,79],"Software":[48],"simulation":[49,53],"helps":[50,155],"but":[51],"time":[54],"is":[55,105],"long":[56],"with":[57,107,164],"detailed":[58],"device":[60],"model":[61],"large-scale":[63,139],"DNNs.":[64],"In":[65],"this":[66],"paper,":[67],"we":[68],"propose":[69],"fast":[70],"FPGA-based":[71],"emulation":[72,81,101,115,132,154],"The":[80],"sets":[82],"a":[83,144],"primitive":[84],"FPGA":[89,92],"leverages":[91],"hardware":[93,114],"resources":[94],"provide":[96],"massive":[97],"parallelism":[98],"reducing":[100],"time.":[102],"Meanwhile,":[103],"it":[104],"co-designed":[106],"runtime":[108],"software":[109,145],"stacks":[110],"make":[112],"more":[116],"flexible":[117],"via":[118],"instruction":[119],"compilation":[120],"scheduling":[122],"different":[124],"needs.":[126],"Our":[127],"experiments":[128],"show":[129],"that":[130],"can":[133],"get":[134],"over":[135],"194.7X":[136],"speedup":[137],"DNNs":[140,163],"against":[141],"NeuroSim":[142],"as":[143],"simulator":[146],"accelerator.":[150],"Therefore,":[151],"proposed":[153],"build":[157],"better":[158],"accelerators":[160],"large":[162],"much":[165],"higher":[166],"speed":[167],"flexibility.":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}