{"id":"https://openalex.org/W3157529438","doi":"https://doi.org/10.1109/iscas51556.2021.9401731","title":"A Multi-Functional 4T2R ReRAM Macro Enabling 2-Dimensional Access and Computing In-Memory","display_name":"A Multi-Functional 4T2R ReRAM Macro Enabling 2-Dimensional Access and Computing In-Memory","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157529438","doi":"https://doi.org/10.1109/iscas51556.2021.9401731","mag":"3157529438"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101930621","display_name":"Yuzong Chen","orcid":"https://orcid.org/0000-0001-6387-327X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Yuzong Chen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100366004","display_name":"Lu Lu","orcid":"https://orcid.org/0000-0001-6745-622X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Lu Lu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036989019","display_name":"Yuncheng Lu","orcid":"https://orcid.org/0000-0003-0465-942X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuncheng Lu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101930621"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.4011,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59237207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9129209518432617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7391400933265686},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7050299644470215},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5246560573577881},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5214994549751282},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.4932786822319031},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.46685129404067993},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.46035927534103394},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.44433072209358215},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4328344166278839},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.43089744448661804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4254634976387024},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4169246256351471},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2999075651168823},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2676072120666504},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.16246747970581055},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1383167803287506},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12483528256416321},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.120454341173172},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1193159818649292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1156894862651825},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07329294085502625}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9129209518432617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7391400933265686},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7050299644470215},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5246560573577881},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5214994549751282},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.4932786822319031},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.46685129404067993},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.46035927534103394},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.44433072209358215},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4328344166278839},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.43089744448661804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4254634976387024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4169246256351471},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2999075651168823},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2676072120666504},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.16246747970581055},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1383167803287506},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12483528256416321},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.120454341173172},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1193159818649292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1156894862651825},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07329294085502625},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W2055898521","https://openalex.org/W2073449168","https://openalex.org/W2146644641","https://openalex.org/W2148256155","https://openalex.org/W2331783522","https://openalex.org/W2593172471","https://openalex.org/W2594089655","https://openalex.org/W2790748954","https://openalex.org/W2912358078","https://openalex.org/W2914944725","https://openalex.org/W2946658825","https://openalex.org/W2971594460","https://openalex.org/W3001684375","https://openalex.org/W3105314631","https://openalex.org/W6668730515"],"related_works":["https://openalex.org/W1494152240","https://openalex.org/W2100773763","https://openalex.org/W2011998170","https://openalex.org/W3185952280","https://openalex.org/W2493772236","https://openalex.org/W919907138","https://openalex.org/W2014936802","https://openalex.org/W2736277924","https://openalex.org/W3002942576","https://openalex.org/W3157529438"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,103,112],"multi-functional":[4],"resistive":[5],"random":[6],"access":[7,75,80],"memory":[8,23,56,79],"(ReRAM)":[9],"macro":[10],"using":[11],"novel":[13],"4T2R":[14,18,44,71,100],"bit-cell.":[15],"The":[16],"proposed":[17,43,70,99],"ReRAM":[19,45,72],"enables":[20],"2-dimensional":[21],"(2D)":[22],"access,":[24],"which":[25],"offers":[26],"significant":[27],"latency":[28,81],"and":[29,58,82,88,131,136],"energy":[30,83],"reductions":[31],"for":[32],"many":[33],"applications":[34],"such":[35],"as":[36],"matrix":[37,65],"operations.":[38],"Besides":[39],"non-volatile":[40],"storage,":[41],"the":[42,69,98,129,132],"can":[46,77],"support":[47],"two":[48],"types":[49],"of":[50],"computing":[51],"in-memory":[52,60],"operations:":[53],"ternary":[54],"content-addressable":[55],"(TCAM)":[57],"logic":[59],"(LIM).":[61],"Evaluations":[62],"on":[63],"various":[64],"operations":[66],"show":[67],"that":[68,127],"with":[73,92,140],"2-D":[74],"capability":[76],"reduce":[78],"by":[84,134],"up":[85],"to":[86],"88%":[87],"82%,":[89],"respectively":[90,138],"compared":[91,139],"conventional":[93],"1T1R":[94],"ReRAM.":[95],"For":[96,116],"TCAM,":[97],"bit-cell":[101],"takes":[102],"smaller":[104],"area":[105],"than":[106],"SRAM-based":[107],"TCAM":[108],"cell,":[109],"while":[110],"achieves":[111],"comparable":[113],"search":[114],"speed.":[115],"LIM,":[117],"we":[118],"propose":[119],"an":[120],"optimized":[121],"LIM":[122],"full":[123],"adder":[124],"(LIM-":[125],"FA)":[126],"improves":[128],"delay":[130],"power":[133],"3.2*":[135],"1.6*,":[137],"prior":[141],"LIM-FAs.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}