{"id":"https://openalex.org/W3159077147","doi":"https://doi.org/10.1109/iscas51556.2021.9401665","title":"AND8T SRAM Macro with Improved Linearity for Multi-Bit In-Memory Computing","display_name":"AND8T SRAM Macro with Improved Linearity for Multi-Bit In-Memory Computing","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159077147","doi":"https://doi.org/10.1109/iscas51556.2021.9401665","mag":"3159077147"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036483744","display_name":"Vishal Sharma","orcid":"https://orcid.org/0000-0003-2618-0655"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Vishal Sharma","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010974557","display_name":"Ju Eon Kim","orcid":"https://orcid.org/0000-0001-7630-6725"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ju Eon Kim","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016127286","display_name":"Yong-Jun Jo","orcid":"https://orcid.org/0000-0001-6100-8960"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yong-Jun Jo","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101930621","display_name":"Yuzong Chen","orcid":"https://orcid.org/0000-0001-6387-327X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuzong Chen","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036483744"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.4038,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.80870173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7561986446380615},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7440881729125977},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.550233781337738},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5015594959259033},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4707872271537781},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4537908136844635},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.44238829612731934},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4211546778678894},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3988986611366272},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3544987738132477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32140591740608215},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2618870735168457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13013312220573425}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7561986446380615},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7440881729125977},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.550233781337738},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5015594959259033},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4707872271537781},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4537908136844635},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.44238829612731934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4211546778678894},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3988986611366272},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3544987738132477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32140591740608215},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2618870735168457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13013312220573425},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2591601611","https://openalex.org/W2775637085","https://openalex.org/W2792893539","https://openalex.org/W2898913080","https://openalex.org/W2912197490","https://openalex.org/W2920326572","https://openalex.org/W2921465862","https://openalex.org/W2966285227","https://openalex.org/W2966878541","https://openalex.org/W2990591126","https://openalex.org/W3000301330","https://openalex.org/W3015432327","https://openalex.org/W3015980402","https://openalex.org/W3016021860","https://openalex.org/W3017968097","https://openalex.org/W3026022732","https://openalex.org/W3026786299","https://openalex.org/W3104353813","https://openalex.org/W6758628878"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W3211992815","https://openalex.org/W179354024"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5,40],"multi-bit":[6],"precision":[7,107],"(4b":[8],"input,":[9],"4b":[10,13],"weight":[11],"and":[12,24,83,147],"output)":[14],"in-memory":[15],"computing":[16],"(IMC)":[17],"architecture,":[18],"based":[19,44,56,109],"on":[20],"the":[21,29,37,54,78,88,96,118,136],"voltage":[22],"scaling":[23],"charge":[25],"sharing":[26],"scheme,":[27],"for":[28,87,95],"artificial":[30],"intelligence":[31],"(AI)":[32],"edge":[33],"devices.":[34],"To":[35],"achieve":[36],"efficient":[38],"computation,":[39,60],"new":[41],"AND":[42],"logic":[43],"8T":[45],"SRAM":[46],"cell":[47,76],"(AND8T)":[48],"has":[49,131],"been":[50,132],"used":[51],"which":[52,91],"employs":[53],"charge-domain":[55],"computation.":[57],"For":[58],"such":[59],"AND8T":[61,108],"incorporates":[62],"an":[63],"overlaying":[64],"metal-oxide-metal":[65],"capacitor":[66],"(MOM":[67],"cap)":[68],"with":[69],"no":[70],"bit-cell":[71],"area":[72],"overhead.":[73],"The":[74,128],"proposed":[75,129],"mitigates":[77],"linearity":[79],"issue":[80],"of":[81,99,120],"multiply":[82],"accumulate":[84],"(MAC)":[85],"operation":[86,98],"IMC":[89,110],"unit":[90],"is":[92],"highly":[93],"desirable":[94],"reliable":[97],"complex":[100],"neural":[101],"networks":[102],"(CNN).":[103],"Moreover,":[104],"our":[105],"high":[106],"architecture":[111],"allows":[112],"128":[113],"parallel":[114],"MAC":[115],"operations":[116],"avoiding":[117],"need":[119],"serial":[121],"multi-bits":[122],"input":[123],"implementation":[124],"through":[125],"multiple":[126],"cycles.":[127],"design":[130],"successfully":[133],"verified":[134],"by":[135],"monte":[137],"carlo":[138],"simulation":[139],"results":[140],"while":[141],"working":[142],"at":[143],"50MHz":[144],"clock":[145],"frequency":[146],"1V":[148],"supply":[149],"using":[150],"standard":[151],"65nm":[152],"node.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}