{"id":"https://openalex.org/W3157972769","doi":"https://doi.org/10.1109/iscas51556.2021.9401640","title":"An On-Chip Clock Generation Circuit for Smart Catheters","display_name":"An On-Chip Clock Generation Circuit for Smart Catheters","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157972769","doi":"https://doi.org/10.1109/iscas51556.2021.9401640","mag":"3157972769"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053787279","display_name":"Diogo Brito","orcid":"https://orcid.org/0000-0001-5008-0334"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Diogo Brito","raw_affiliation_strings":["INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100401351","display_name":"Jo\u00e3o P. Silva","orcid":"https://orcid.org/0000-0002-6455-9618"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210105462","display_name":"Lus\u00edada University of Lisbon","ror":"https://ror.org/00zjprf31","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210105462","https://openalex.org/I4401200244"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Joao Silva","raw_affiliation_strings":["Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210105462","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018201226","display_name":"G. C. Rodrigues","orcid":"https://orcid.org/0000-0002-6189-2079"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210105462","display_name":"Lus\u00edada University of Lisbon","ror":"https://ror.org/00zjprf31","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210105462","https://openalex.org/I4401200244"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Goncalo Rodrigues","raw_affiliation_strings":["Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210105462","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102910123","display_name":"Ant\u00f3nio Couto-Pinto","orcid":"https://orcid.org/0000-0001-8697-7100"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210105462","display_name":"Lus\u00edada University of Lisbon","ror":"https://ror.org/00zjprf31","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210105462","https://openalex.org/I4401200244"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Antonio Pinto","raw_affiliation_strings":["Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210105462","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047549981","display_name":"Jorge Fernandes","orcid":"https://orcid.org/0000-0002-4916-5637"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge Fernandes","raw_affiliation_strings":["INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001175780","display_name":"Taimur Rabuske","orcid":"https://orcid.org/0000-0002-7525-1969"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Taimur Rabuske","raw_affiliation_strings":["INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03541432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5406292676925659},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.520095944404602},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5027799606323242},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4596293866634369},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.45574426651000977},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.45558226108551025},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44601938128471375},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3350677788257599},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.28496217727661133}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5406292676925659},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.520095944404602},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5027799606323242},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4596293866634369},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.45574426651000977},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.45558226108551025},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44601938128471375},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3350677788257599},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.28496217727661133}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2022485595","https://openalex.org/W2099801150","https://openalex.org/W2124340165","https://openalex.org/W2329845493","https://openalex.org/W2469195542","https://openalex.org/W2569575158","https://openalex.org/W2965809136","https://openalex.org/W3083738679","https://openalex.org/W3091577408"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2343144621","https://openalex.org/W2008250178"],"abstract_inverted_index":{"Cardiovascular":[0],"diseases":[1],"are":[2],"one":[3],"of":[4,8,26,55,90,187,194,208,214,220,236,243],"the":[5,13,24,27,42,47,53,64,82,103,201],"major":[6],"causes":[7],"death":[9],"worldwide,":[10],"which":[11],"drives":[12],"research":[14],"on":[15],"smart":[16,133],"catheters":[17],"for":[18,71,105,117,128,239],"early":[19],"diagnosis.":[20],"Deploying":[21],"ASICs":[22],"at":[23,211,229],"tip":[25],"catheter":[28,48],"is":[29,33,68,169,249],"challenging,":[30],"as":[31,81],"power":[32,43,76,182],"delivered":[34],"through":[35],"a":[36,56,126,136,146,157,180,205,233],"long":[37],"and":[38,92,107,119,142,145,172,217],"thin":[39],"wire,":[40],"limiting":[41],"integrity.":[44],"Also,":[45],"since":[46],"needs":[49],"to":[50,87,254],"fit":[51],"into":[52],"diameter":[54],"blood":[57],"vessel":[58],"or":[59],"other":[60],"narrow":[61],"channel":[62],"in":[63,132],"human":[65],"body,":[66],"there":[67],"no":[69],"room":[70],"bulky":[72],"decoupling":[73],"capacitors.":[74],"Finally,":[75],"consumption":[77],"must":[78],"be":[79],"optimized,":[80],"energy":[83],"density":[84],"may":[85],"lead":[86],"prohibitive":[88],"heating":[89],"tissues":[91],"fluids.":[93],"Still,":[94],"while":[95],"targeting":[96],"better":[97],"performance,":[98],"e.g.":[99],"higher":[100],"imaging":[101],"resolution,":[102],"requirements":[104],"bandwidth":[106],"accuracy":[108],"consistently":[109],"increase,":[110],"ultimately":[111],"demanding":[112],"precise":[113],"on-chip":[114],"clock":[115,130,153,158,225],"generation":[116,131],"communication":[118],"digitization.":[120],"In":[121],"this":[122],"paper":[123],"we":[124],"propose":[125],"circuit":[127,168],"at-the-tip":[129],"catheters,":[134],"comprising":[135],"low-drop":[137],"out":[138,171],"(LDO)":[139],"regulator,":[140],"voltage":[141],"current":[143],"references":[144],"low-jitter":[147],"digitally":[148],"controlled":[149],"oscillator":[150],"(DCO).":[151],"The":[152,167,177,197,223],"generator":[154,226],"also":[155],"comprises":[156],"divider":[159],"with":[160,190,232],"programmable":[161],"duty":[162],"cycle,":[163],"allowing":[164],"system":[165],"reconfiguration.":[166],"laid":[170],"simulated":[173],"under":[174],"application":[175],"conditions.":[176],"LDO":[178],"achieves":[179,204],"full-spectrum":[181],"supply":[183],"ripple":[184],"rejection":[185],"(PSRR)":[186],"50":[188,244],"dB":[189,238],"an":[191,212,240],"output":[192],"load":[193],"10":[195],"mA.":[196],"DCO,":[198],"supplied":[199],"by":[200],"aforementioned":[202],"LDO,":[203],"phase":[206,247],"noise":[207,248],"-104.5":[209],"dBc/Hz":[210],"offset":[213],"1":[215],"MHz":[216,245],"1.25":[218],"GHz":[219],"oscillating":[221],"frequency.":[222],"proposed":[224],"allows":[227],"digitization":[228],"200":[230],"MSps":[231],"maximum":[234],"SNR":[235],"56.3":[237],"input":[241],"signal":[242],"if":[246],"integrated":[250],"from":[251],"100":[252],"kHz":[253],"625":[255],"MHz.":[256]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}