{"id":"https://openalex.org/W3157388308","doi":"https://doi.org/10.1109/iscas51556.2021.9401625","title":"Simplified Hardware Implementation of Memoryless Dot Product for Neural Network Inference","display_name":"Simplified Hardware Implementation of Memoryless Dot Product for Neural Network Inference","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157388308","doi":"https://doi.org/10.1109/iscas51556.2021.9401625","mag":"3157388308"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090575086","display_name":"Ioannis Kouretas","orcid":"https://orcid.org/0000-0002-8574-8469"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"I. Kouretas","raw_affiliation_strings":["Electrical and Computer Engineering Dept., University of Patras, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Dept., University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021252086","display_name":"Vassilis Paliouras","orcid":"https://orcid.org/0000-0002-1414-7500"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V. Paliouras","raw_affiliation_strings":["Electrical and Computer Engineering Dept., University of Patras, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Dept., University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090575086"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.4079,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67230669,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"521","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6976714730262756},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6434568166732788},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6267838478088379},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5612406134605408},{"id":"https://openalex.org/keywords/dot-product","display_name":"Dot product","score":0.4967196583747864},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.48668986558914185},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4463742971420288},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4426334500312805},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.43468648195266724},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4288976192474365},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4004697799682617},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3914802372455597},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36069023609161377},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3219711184501648},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1644834280014038},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1378510594367981},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11526596546173096},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08415889739990234},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08231455087661743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6976714730262756},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6434568166732788},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6267838478088379},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5612406134605408},{"id":"https://openalex.org/C32900221","wikidata":"https://www.wikidata.org/wiki/Q181365","display_name":"Dot product","level":2,"score":0.4967196583747864},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.48668986558914185},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4463742971420288},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4426334500312805},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.43468648195266724},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4288976192474365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4004697799682617},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3914802372455597},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36069023609161377},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3219711184501648},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1644834280014038},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1378510594367981},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11526596546173096},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08415889739990234},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08231455087661743},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1966494251","https://openalex.org/W2095603848","https://openalex.org/W2120173944","https://openalex.org/W2752894739","https://openalex.org/W2919115771","https://openalex.org/W2971734772","https://openalex.org/W2978156051","https://openalex.org/W2981991292","https://openalex.org/W2984242728","https://openalex.org/W3002619131","https://openalex.org/W3003782569","https://openalex.org/W3006942268","https://openalex.org/W3008515144","https://openalex.org/W3012413321","https://openalex.org/W3012561096","https://openalex.org/W3044913359","https://openalex.org/W3047345547","https://openalex.org/W3087996306","https://openalex.org/W3092256386","https://openalex.org/W3094844246","https://openalex.org/W3096000148","https://openalex.org/W3096694827","https://openalex.org/W3177725476","https://openalex.org/W6637373629","https://openalex.org/W6768255278","https://openalex.org/W6783399546","https://openalex.org/W6784591260"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W4385009842","https://openalex.org/W3037574826"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,8,22,45,57,86],"simplified":[4],"hardware":[5,46],"implementation":[6],"of":[7,24,72],"dot":[9,88],"product":[10,89],"arithmetic":[11,26],"operation":[12],"with":[13],"constant":[14,90],"coefficients":[15],"is":[16,34,48],"presented.":[17],"The":[18],"proposed":[19,49],"methodology":[20],"exploits":[21],"combination":[23],"distributed":[25],"and":[27,50,74,78],"common":[28,39],"subexpression":[29],"sharing":[30],"techniques.":[31],"An":[32],"algorithm":[33],"introduced":[35],"for":[36,81],"identifying":[37],"the":[38,51],"sub":[40],"partial":[41],"sums":[42],"systematically.":[43],"Subsequently,":[44],"architecture":[47],"obtained":[52],"circuits":[53],"are":[54],"synthesized":[55],"in":[56,76],"90-nm":[58],"1.0":[59],"V":[60],"CMOS":[61],"standard-cell":[62],"library":[63],"using":[64],"Synopsys":[65],"Design":[66],"Compiler.":[67],"Comparisons":[68],"reveal":[69],"significant":[70],"reduction":[71],"52%":[73],"23%":[75],"area":[77],"power":[79],"respectively":[80],"1.5":[82],"ns":[83],"delay":[84],"over":[85],"regular":[87],"multiplier.":[91]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}