{"id":"https://openalex.org/W3158070370","doi":"https://doi.org/10.1109/iscas51556.2021.9401622","title":"A PVT-Aware Voltage Scaling Method for Energy Efficient FPGAs","display_name":"A PVT-Aware Voltage Scaling Method for Energy Efficient FPGAs","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158070370","doi":"https://doi.org/10.1109/iscas51556.2021.9401622","mag":"3158070370"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060953706","display_name":"Konstantinos Maragos","orcid":"https://orcid.org/0000-0001-7684-1111"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Konstantinos Maragos","raw_affiliation_strings":["ECE School, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"ECE School, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053524294","display_name":"George Lentaris","orcid":"https://orcid.org/0000-0003-1664-8648"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Lentaris","raw_affiliation_strings":["ECE School, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"ECE School, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["ECE School, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"ECE School, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060953706"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.6016,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66060846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8939899206161499},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6746171712875366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.669586181640625},{"id":"https://openalex.org/keywords/guard","display_name":"Guard (computer science)","score":0.6140177249908447},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5351444482803345},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.5029336810112},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.501842737197876},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5003187656402588},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.4612269699573517},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4485633373260498},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4145551025867462},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3273557722568512},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19839048385620117},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1247183084487915},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08834299445152283}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8939899206161499},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6746171712875366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.669586181640625},{"id":"https://openalex.org/C141141315","wikidata":"https://www.wikidata.org/wiki/Q2379942","display_name":"Guard (computer science)","level":2,"score":0.6140177249908447},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5351444482803345},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.5029336810112},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.501842737197876},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5003187656402588},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.4612269699573517},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4485633373260498},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4145551025867462},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3273557722568512},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19839048385620117},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1247183084487915},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08834299445152283},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338080","display_name":"European Social Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W813735821","https://openalex.org/W1830929998","https://openalex.org/W2045704975","https://openalex.org/W2083847136","https://openalex.org/W2098762322","https://openalex.org/W2769605138","https://openalex.org/W2790442549","https://openalex.org/W2807017412","https://openalex.org/W2899013466","https://openalex.org/W3173194533","https://openalex.org/W6622973157"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2041787842","https://openalex.org/W2059422871"],"abstract_inverted_index":{"The":[0],"paper":[1],"proposes":[2],"a":[3,41],"method":[4],"for":[5,83],"guard-band":[6],"customization":[7],"to":[8,25],"improve":[9],"the":[10,30,34,47,74],"energy":[11],"efficiency":[12],"of":[13,33,76],"commercial":[14],"FPGA.":[15],"We":[16,39],"deploy":[17],"custom":[18],"delay-based":[19],"sensors":[20],"alongside":[21],"any":[22],"user":[23],"design":[24],"indirectly":[26],"monitor,":[27],"in":[28,73],"real-time,":[29],"functional":[31],"integrity":[32],"target":[35],"under":[36],"voltage":[37],"scaling.":[38],"develop":[40],"reliable":[42],"sensing":[43],"mechanism":[44],"and":[45,55,66],"regulate":[46],"FPGA":[48],"operation":[49],"by":[50],"holistically":[51],"considering":[52],"process,":[53],"voltage,":[54],"temperature":[56],"variations":[57],"during":[58],"run-time.":[59],"Tests":[60],"with":[61],"Xilinx":[62],"Zynq":[63],"SoC":[64],"FPGAs":[65],"real":[67],"benchmarks":[68],"show":[69],"significant":[70],"power":[71],"savings,":[72],"area":[75],"16-27%,":[77],"while":[78],"preserving":[79],"nominal":[80],"timing":[81],"performance":[82],"only":[84],"1.6%":[85],"resource":[86],"overhead.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}