{"id":"https://openalex.org/W3158928873","doi":"https://doi.org/10.1109/iscas51556.2021.9401617","title":"RISC-V Barrel Processor for Deep Neural Network Acceleration","display_name":"RISC-V Barrel Processor for Deep Neural Network Acceleration","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158928873","doi":"https://doi.org/10.1109/iscas51556.2021.9401617","mag":"3158928873"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112852323","display_name":"MohammadHossein AskariHemmat","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"MohammadHossein AskariHemmat","raw_affiliation_strings":["Electrical Engineering Department, Ecole Polytechnique, Montreal, Quebec, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Ecole Polytechnique, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079745325","display_name":"Olexa Bilaniuk","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Olexa Bilaniuk","raw_affiliation_strings":["Mila, University of Montreal, Montreal, Quebec, Canada"],"affiliations":[{"raw_affiliation_string":"Mila, University of Montreal, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I70931966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014976651","display_name":"Sean Wagner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113654","display_name":"IBM (Canada)","ror":"https://ror.org/025sxka56","country_code":"CA","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210113654"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sean Wagner","raw_affiliation_strings":["IBM Canada, Markham, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"IBM Canada, Markham, Ontario, Canada","institution_ids":["https://openalex.org/I4210113654"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["Electrical Engineering Department, Ecole Polytechnique, Montreal, Quebec, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Ecole Polytechnique, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067086966","display_name":"Jean\u2010Pierre David","orcid":"https://orcid.org/0000-0002-7707-0483"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jean-Pierre David","raw_affiliation_strings":["Electrical Engineering Department, Ecole Polytechnique, Montreal, Quebec, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Ecole Polytechnique, Montreal, Quebec, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5112852323"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":1.0119,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.7531791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7915363907814026},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6777496337890625},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6645838618278503},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5331187844276428},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.5198271870613098},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48890772461891174},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.45380476117134094},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4257057309150696},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41983911395072937},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25163477659225464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7915363907814026},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6777496337890625},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6645838618278503},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5331187844276428},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.5198271870613098},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48890772461891174},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.45380476117134094},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4257057309150696},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41983911395072937},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25163477659225464},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:49494","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/49494/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W2022740893","https://openalex.org/W2081040934","https://openalex.org/W2186104740","https://openalex.org/W2241359422","https://openalex.org/W2278433511","https://openalex.org/W2418145342","https://openalex.org/W2583831344","https://openalex.org/W2591922920","https://openalex.org/W2719597717","https://openalex.org/W2810704618","https://openalex.org/W2887782013","https://openalex.org/W2899915146","https://openalex.org/W2907757276","https://openalex.org/W2943076207","https://openalex.org/W2946572707","https://openalex.org/W2952857977","https://openalex.org/W3037288590","https://openalex.org/W4297817880","https://openalex.org/W6670737489","https://openalex.org/W6689906005","https://openalex.org/W6694596856","https://openalex.org/W6758176604","https://openalex.org/W6779885597"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4364295250","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4382053335"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,10,18,33,48,104,150,163],"barrel":[4,128],"RISC-V":[5,124],"processor":[6,96,129],"designed":[7],"to":[8,47],"control":[9,45],"deep":[11],"neural":[12,49],"network":[13,50],"accelerator.":[14],"Our":[15,113,126],"design":[16,114],"has":[17],"5-stage":[19],"pipeline":[20],"data":[21,43],"path":[22],"with":[23,123,134,153,171],"8":[24,159],"hardware":[25],"threads":[26,75,80],"(harts).":[27],"Each":[28,54],"thread":[29,70],"is":[30,39,56,71,97],"executed":[31],"under":[32],"strict":[34],"round":[35],"robin":[36],"scheduler":[37],"and":[38,44,76,121,138,162],"responsible":[40],"for":[41,93,109],"providing":[42],"signals":[46],"processing":[51],"element":[52],"(PE).":[53],"PE":[55],"capable":[57],"of":[58,68,73,100,106,136,145,158,167],"arbitrary":[59],"precision":[60,173],"GEneral":[61],"Matrix":[62],"Vector":[63],"(GEMV)":[64],"operations.":[65],"The":[66],"execution":[67],"each":[69],"independent":[72],"other":[74],"any":[77],"communication":[78],"between":[79],"are":[81],"sent":[82],"through":[83],"shared":[84],"memory":[85],"via":[86],"software.":[87],"To":[88,141],"reduce":[89],"the":[90,101,111,143],"area":[91],"required":[92],"implementation,":[94],"our":[95,146],"an":[98,154],"implementation":[99],"RV32I":[102],"plus":[103],"set":[105],"custom":[107],"CSRs":[108],"controlling":[110],"PEs.":[112],"passes":[115],"all":[116],"riscv_test":[117],"written":[118],"in":[119,174],"assembly":[120],"compiled":[122],"gcc.":[125],"8-hart":[127],"runs":[130],"at":[131],"250":[132],"MHz":[133],"CPI":[135],"1":[137],"consumes":[139],"0.372W.":[140],"demonstrate":[142],"capabilities":[144],"design,":[147],"we":[148],"computed":[149],"GEMV":[151],"operation":[152],"input":[155],"matrix":[156,165],"size":[157,166],"by":[160,169],"128":[161,168,170],"weight":[164],"two-bit":[172],"only":[175],"16":[176],"clock":[177],"cycles.":[178]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}