{"id":"https://openalex.org/W3158842183","doi":"https://doi.org/10.1109/iscas51556.2021.9401613","title":"Logic Implementation Based on Double Memristors","display_name":"Logic Implementation Based on Double Memristors","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158842183","doi":"https://doi.org/10.1109/iscas51556.2021.9401613","mag":"3158842183"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001262060","display_name":"Hongchang Long","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hongchang Long","raw_affiliation_strings":["College of Electronic Science and Technology, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Science and Technology, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052187070","display_name":"Jietao Diao","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jietao Diao","raw_affiliation_strings":["College of Electronic Science and Technology, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Science and Technology, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077857357","display_name":"Xi Zhu","orcid":"https://orcid.org/0000-0002-0316-3855"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xi Zhu","raw_affiliation_strings":["College of Electronic Science and Technology, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Science and Technology, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100409085","display_name":"Zhiwei Li","orcid":"https://orcid.org/0000-0002-6238-2660"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiwei Li","raw_affiliation_strings":["College of Electronic Science and Technology, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Science and Technology, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100734666","display_name":"Haijun Liu","orcid":"https://orcid.org/0000-0002-5094-5411"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haijun Liu","raw_affiliation_strings":["College of Electronic Science and Technology, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Electronic Science and Technology, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5001262060"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48917325,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7686086893081665},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7205109596252441},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6072747707366943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5725626945495605},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5519095659255981},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5344544649124146},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5145823359489441},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4972207844257355},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4824386537075043},{"id":"https://openalex.org/keywords/antiparallel","display_name":"Antiparallel (mathematics)","score":0.472615510225296},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.46411803364753723},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43900972604751587},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4276677072048187},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.42303434014320374},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29363149404525757},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21625211834907532},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2156783938407898},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15913301706314087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12497463822364807},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11342549324035645}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7686086893081665},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7205109596252441},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6072747707366943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5725626945495605},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5519095659255981},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5344544649124146},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5145823359489441},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4972207844257355},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4824386537075043},{"id":"https://openalex.org/C142089489","wikidata":"https://www.wikidata.org/wiki/Q1053976","display_name":"Antiparallel (mathematics)","level":3,"score":0.472615510225296},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.46411803364753723},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43900972604751587},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4276677072048187},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.42303434014320374},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29363149404525757},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21625211834907532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2156783938407898},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15913301706314087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12497463822364807},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11342549324035645},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115260700","wikidata":"https://www.wikidata.org/wiki/Q11408","display_name":"Magnetic field","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.44999998807907104}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W2008901850","https://openalex.org/W2025674646","https://openalex.org/W2038954142","https://openalex.org/W2081729575","https://openalex.org/W2516467421","https://openalex.org/W2518000216","https://openalex.org/W2522667948","https://openalex.org/W2901103544","https://openalex.org/W2904231959","https://openalex.org/W2985844759"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2017528947","https://openalex.org/W1553855433","https://openalex.org/W1593362825","https://openalex.org/W1529529399","https://openalex.org/W2082591327","https://openalex.org/W2155174752","https://openalex.org/W2102499515","https://openalex.org/W2171918386","https://openalex.org/W2021357106"],"abstract_inverted_index":{"In-memory":[0],"computing":[1,23],"based":[2,26,110,158],"on":[3,111,159],"memristor":[4],"has":[5],"attracted":[6],"significant":[7],"interest":[8],"in":[9],"order":[10],"to":[11,35,48,75,123,142],"break":[12],"the":[13,32,78,98,102,128,144,163,167],"von":[14],"Neumann":[15],"computer":[16],"architecture's":[17],"data-transfer":[18],"bottleneck":[19],"and":[20,107,133,165,172],"develop":[21],"high-efficient":[22],"systems.":[24],"Memristor-":[25],"logic":[27,58,69,82,113],"gate":[28,59],"is":[29,153],"one":[30],"of":[31,61,80,130,149,169],"potential":[33],"ways":[34],"achieve":[36,49,67,87],"these":[37,124,135,174],"goals.":[38],"Recently,":[39],"there":[40],"are":[41],"many":[42,88],"methods":[43],"which":[44,65,100,147],"have":[45],"been":[46],"presented":[47],"Boolean":[50,90,119],"functions,":[51],"such":[52],"as":[53],"material":[54],"implication":[55],"(IMP).":[56],"IMP":[57,68,81,112],"consists":[60,148],"two":[62,150],"parallel":[63],"memristors,":[64],"can":[66],"operation":[70],"by":[71,92],"applying":[72,93,131,170],"appropriate":[73],"voltages":[74,106,132,171],"memristors.":[76],"With":[77],"help":[79],"gate's":[83,114],"structure,":[84],"we":[85,126,161],"could":[86],"other":[89,118],"functions":[91],"different":[94],"voltages.":[95],"We":[96],"deduce":[97,162],"formulas":[99,164],"represent":[101],"relationships":[103],"between":[104],"applied":[105],"memristors'":[108],"resistances":[109],"structure":[115,146],"for":[116],"achieving":[117],"functions.":[120],"And":[121],"according":[122],"formulas,":[125],"design":[127,166],"schemes":[129,168],"demonstrate":[134,173],"designs":[136],"with":[137,175],"SPICE":[138,176],"simulation.":[139,177],"In":[140],"addition":[141],"this,":[143],"new":[145],"antiparallel":[151],"memristors":[152],"taken":[154],"into":[155],"consideration.":[156],"Similarly,":[157],"it,":[160]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}