{"id":"https://openalex.org/W3158147996","doi":"https://doi.org/10.1109/iscas51556.2021.9401599","title":"Analysis and Design of an 1-20 GHz Track and Hold Circuit","display_name":"Analysis and Design of an 1-20 GHz Track and Hold Circuit","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158147996","doi":"https://doi.org/10.1109/iscas51556.2021.9401599","mag":"3158147996"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051072954","display_name":"Peng Chen","orcid":"https://orcid.org/0000-0003-1444-5097"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Peng Chen","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Lund, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011972193","display_name":"Stefan Andersson","orcid":"https://orcid.org/0000-0003-4350-0454"},"institutions":[{"id":"https://openalex.org/I1306339040","display_name":"Ericsson (Sweden)","ror":"https://ror.org/05a7rhx54","country_code":"SE","type":"company","lineage":["https://openalex.org/I1306339040"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Stefan Andersson","raw_affiliation_strings":["Ericsson Research, Ericsson AB, Lund, Sweden"],"affiliations":[{"raw_affiliation_string":"Ericsson Research, Ericsson AB, Lund, Sweden","institution_ids":["https://openalex.org/I1306339040"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005700686","display_name":"Sten E. Gunnarsson","orcid":"https://orcid.org/0000-0002-8781-4212"},"institutions":[{"id":"https://openalex.org/I4210153572","display_name":"Saab (Sweden)","ror":"https://ror.org/05kyy7d06","country_code":"SE","type":"company","lineage":["https://openalex.org/I4210153572"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Sten E. Gunnarsson","raw_affiliation_strings":["SAAB AB, J\u00e4rf\u00e4lla, Sweden"],"affiliations":[{"raw_affiliation_string":"SAAB AB, J\u00e4rf\u00e4lla, Sweden","institution_ids":["https://openalex.org/I4210153572"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060290928","display_name":"Henrik Sj\u00f6land","orcid":"https://orcid.org/0000-0001-6836-0641"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Henrik Sjoland","raw_affiliation_strings":["Lund University, Lund, Sweden"],"affiliations":[{"raw_affiliation_string":"Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051072954"],"corresponding_institution_ids":["https://openalex.org/I187531555"],"apc_list":null,"apc_paid":null,"fwci":0.1671,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.43073639,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7755576372146606},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6279057264328003},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5609440207481384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5436190962791443},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.516964852809906},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4588433504104614},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4481930136680603},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.42687493562698364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4238557815551758},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.392262727022171},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3454321026802063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.297086238861084},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.1124165952205658}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7755576372146606},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6279057264328003},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5609440207481384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5436190962791443},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.516964852809906},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4588433504104614},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4481930136680603},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.42687493562698364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4238557815551758},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.392262727022171},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3454321026802063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.297086238861084},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.1124165952205658},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:f342842e-e5e0-4afe-8c2f-d84d48994ee2","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/f342842e-e5e0-4afe-8c2f-d84d48994ee2","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 0271-4310","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2079826846","https://openalex.org/W2103474482","https://openalex.org/W2158350727","https://openalex.org/W2296644030","https://openalex.org/W2768008485","https://openalex.org/W2790701163","https://openalex.org/W2801373858","https://openalex.org/W2921837375","https://openalex.org/W3010218766","https://openalex.org/W3048442933","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W3208688275","https://openalex.org/W2730314563","https://openalex.org/W2120538654","https://openalex.org/W2058541779","https://openalex.org/W2971786152","https://openalex.org/W1632369502","https://openalex.org/W2288945810","https://openalex.org/W1980639873","https://openalex.org/W1742453416"],"abstract_inverted_index":{"This":[0],"work":[1],"analyzes":[2],"the":[3,7,25,47,59,92],"nonlinear":[4],"effects":[5,23,38],"in":[6,13,79],"track":[8],"and":[9,34,46,75],"hold":[10],"circuit":[11,67],"applied":[12,56],"high-speed":[14],"ADCs":[15],"or":[16],"RF":[17],"sampling":[18,27,35],"receiver":[19],"(RX)":[20],"front-ends.":[21],"Non-ideal":[22],"inside":[24],"main":[26],"NMOS":[28],"switch":[29],"are":[30,39],"studied.":[31],"Parasitic":[32],"varactor":[33],"on-resistance":[36,60],"modulation":[37,61],"analyzed":[40,90],"through":[41],"frequency":[42],"domain":[43],"Volterra":[44],"series":[45],"EKV":[48],"MOS":[49],"transistor":[50],"model.":[51,95],"Polynomial":[52],"curve":[53],"fitting":[54],"is":[55,68],"showing":[57],"that":[58],"dominates.":[62],"Finally,":[63],"a":[64,71,80],"novel":[65],"bootstrap":[66,77],"proposed":[69],"with":[70,86],"fast":[72],"settling":[73,88],"time":[74,89],"high":[76],"voltage":[78],"22":[81],"nm":[82],"FD-SOI":[83],"CMOS":[84],"technology,":[85],"its":[87],"using":[91],"Elmore":[93],"delay":[94]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}