{"id":"https://openalex.org/W3158058666","doi":"https://doi.org/10.1109/iscas51556.2021.9401561","title":"SRAM-Based Computation in Memory Architecture to Realize Single Command of Add-Multiply Operation and Multifunction","display_name":"SRAM-Based Computation in Memory Architecture to Realize Single Command of Add-Multiply Operation and Multifunction","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158058666","doi":"https://doi.org/10.1109/iscas51556.2021.9401561","mag":"3158058666"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Inst. of Undersea Tech., National Sun Yat-Sen Univ, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Inst. of Undersea Tech., National Sun Yat-Sen Univ, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018794895","display_name":"Chia\u2010Yi Huang","orcid":"https://orcid.org/0000-0002-9608-2789"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Yi Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012962861","display_name":"Chia\u2010Hung Yeh","orcid":"https://orcid.org/0000-0002-2837-6662"},"institutions":[{"id":"https://openalex.org/I134161618","display_name":"National Taiwan Normal University","ror":"https://ror.org/059dkdx38","country_code":"TW","type":"education","lineage":["https://openalex.org/I134161618"]},{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Hung Yeh","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan Normal University, Taipei, Taiwan","Dept. of Elec. Eng., National Sun Yat-Sen Univ., Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan Normal University, Taipei, Taiwan","institution_ids":["https://openalex.org/I134161618"]},{"raw_affiliation_string":"Dept. of Elec. Eng., National Sun Yat-Sen Univ., Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077220045"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40410984,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6828656196594238},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6726996898651123},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6113876104354858},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5652035474777222},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4932636618614197},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4894014894962311},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48587125539779663},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.479838103055954},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4694497287273407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38887229561805725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3004770874977112},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2097790539264679}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6828656196594238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6726996898651123},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6113876104354858},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5652035474777222},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4932636618614197},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4894014894962311},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48587125539779663},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.479838103055954},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4694497287273407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38887229561805725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3004770874977112},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2097790539264679},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322108","display_name":"Ministry of Science and Technology","ror":"https://ror.org/032e49973"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2033677635","https://openalex.org/W2066269170","https://openalex.org/W2084316737","https://openalex.org/W2127696501","https://openalex.org/W2172307690","https://openalex.org/W2331783522","https://openalex.org/W2563803926","https://openalex.org/W2589696891","https://openalex.org/W2593172471","https://openalex.org/W2768900401","https://openalex.org/W2775637085","https://openalex.org/W2790817284","https://openalex.org/W3104353813"],"related_works":["https://openalex.org/W1657880117","https://openalex.org/W2595172197","https://openalex.org/W4390550886","https://openalex.org/W2127970246","https://openalex.org/W2084856301","https://openalex.org/W1001352512","https://openalex.org/W4382618745","https://openalex.org/W2885125400","https://openalex.org/W1989889224","https://openalex.org/W3217463396"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,76],"computation":[4,26,50],"in":[5,75],"memory":[6,116],"(CIM)":[7],"architecture":[8],"and":[9,21,64,87,102,112],"circuit":[10,40,89,93,105],"design":[11],"featured":[12],"with":[13,68],"single":[14],"command":[15],"to":[16,23,46,114,127],"execute":[17],"addition,":[18],"signed":[19],"multiplication,":[20],"multi-function":[22],"resolve":[24],"poor":[25],"throughput":[27],"caused":[28],"by":[29],"von":[30],"Neumann":[31],"bottleneck.":[32],"The":[33,118],"proposed":[34,119],"CIM":[35,120],"takes":[36],"advantage":[37],"of":[38,95,110],"2T-Switch":[39],"which":[41],"needs":[42],"only":[43],"2":[44],"switches":[45],"select":[47],"the":[48,54,84,107],"required":[49],"units":[51],"such":[52],"that":[53],"area":[55],"on":[56],"silicon":[57],"is":[58,121],"reduced.":[59],"RCAM":[60],"(ripple":[61],"carry":[62],"adder":[63],"multiply)":[65],"unit":[66],"realized":[67,122],"full":[69],"swing":[70],"gate":[71],"diffusion":[72],"input":[73],"(FS-GDI)":[74],"single-ended":[77],"disturb-":[78],"free":[79],"7T":[80],"SRAM":[81],"further":[82],"reduces":[83],"power":[85],"consumption":[86],"active":[88],"area.":[90],"Auto-switching":[91],"write-back":[92],"consisting":[94],"BL":[96],"auto-switching":[97,104],"circuit,":[98,101],"Data":[99],"switching":[100],"WL":[103],"facilitates":[106],"automatic":[108],"restore":[109],"addition":[111],"multiplication":[113],"designated":[115],"addresses.":[117],"using":[123],"40-nm":[124],"CMOS":[125],"process":[126],"demonstrated":[128],"12.18/28.19":[129],"fJ/bit":[130],"normalized":[131],"write/read":[132],"energy":[133],"at":[134],"100":[135],"MHz":[136],"system":[137],"clock":[138],"rate.":[139]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}