{"id":"https://openalex.org/W3159783297","doi":"https://doi.org/10.1109/iscas51556.2021.9401547","title":"Ultra-High Compression of Twiddle Factor ROMs in Multi-Core DSP for FMCW Radars","display_name":"Ultra-High Compression of Twiddle Factor ROMs in Multi-Core DSP for FMCW Radars","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159783297","doi":"https://doi.org/10.1109/iscas51556.2021.9401547","mag":"3159783297"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075439437","display_name":"Hector A. Gonzalez","orcid":"https://orcid.org/0000-0001-7312-1389"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hector A. Gonzalez","raw_affiliation_strings":["Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036095997","display_name":"Florian Kelber","orcid":"https://orcid.org/0000-0001-7663-5211"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Kelber","raw_affiliation_strings":["Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071649731","display_name":"Marco Stolba","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marco Stolba","raw_affiliation_strings":["Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100322154","display_name":"Chen Liu","orcid":"https://orcid.org/0000-0002-3288-9516"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Chen Liu","raw_affiliation_strings":["Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072679919","display_name":"Bernhard Vogginger","orcid":"https://orcid.org/0000-0001-9042-5405"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernhard Vogginger","raw_affiliation_strings":["Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065148268","display_name":"Stefan H\u00e4nzsche","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Hanzsche","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043520617","display_name":"Stefan Scholze","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Scholze","raw_affiliation_strings":["Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050298468","display_name":"Sebastian H\u00f6ppner","orcid":"https://orcid.org/0000-0002-9938-2736"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Hoppner","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071241846","display_name":"Christian Mayr","orcid":"https://orcid.org/0000-0003-3502-0872"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Mayr","raw_affiliation_strings":["Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI-Systems and Neuro-Microelectronics, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11038","display_name":"Advanced SAR Imaging Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6697171926498413},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6104702353477478},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4919595420360565},{"id":"https://openalex.org/keywords/radar","display_name":"Radar","score":0.46534785628318787},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.46367430686950684},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4493532180786133},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.4154478907585144},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3973936140537262},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38230448961257935},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33073562383651733},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22319400310516357},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19640803337097168},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.18393394351005554},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16359829902648926}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6697171926498413},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6104702353477478},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4919595420360565},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.46534785628318787},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.46367430686950684},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4493532180786133},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.4154478907585144},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3973936140537262},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38230448961257935},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33073562383651733},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22319400310516357},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19640803337097168},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.18393394351005554},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16359829902648926}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1973129776","https://openalex.org/W1978936278","https://openalex.org/W2058492380","https://openalex.org/W2059347185","https://openalex.org/W2061171222","https://openalex.org/W2096420311","https://openalex.org/W2114860984","https://openalex.org/W2585039363","https://openalex.org/W2909494563","https://openalex.org/W2927902921","https://openalex.org/W2963255460","https://openalex.org/W2987735623","https://openalex.org/W2995777717","https://openalex.org/W3023737475","https://openalex.org/W6674676489"],"related_works":["https://openalex.org/W2361454123","https://openalex.org/W2385247776","https://openalex.org/W2127916158","https://openalex.org/W2100196563","https://openalex.org/W1553497204","https://openalex.org/W2106546050","https://openalex.org/W2382142327","https://openalex.org/W2977359002","https://openalex.org/W1876592433","https://openalex.org/W2083269738"],"abstract_inverted_index":{"The":[0,92],"increasing":[1],"density":[2],"of":[3,28,32,68,112,131,148],"Multiple-Input":[4],"Multiple-Output":[5],"(MIMO)":[6],"arrays":[7],"in":[8,78,96,126,129,142,159,176],"imaging":[9],"radars":[10],"for":[11,56,85,162],"the":[12,25,66,113,118,177],"automotive":[13],"industry":[14],"demands":[15],"highly":[16],"parallel":[17],"systems":[18],"with":[19,35,152,172],"low-footprint":[20],"accelerators,":[21],"which":[22],"would":[23],"enable":[24],"concurrent":[26],"processing":[27,120],"a":[29,36,40,69,79,137,143,149,173],"high":[30,41],"number":[31],"virtual":[33],"channels":[34],"low-latency,":[37],"and":[38,50,71,110,134,140,166],"without":[39],"area":[42],"overhead.":[43],"In":[44],"this":[45,97],"paper,":[46],"we":[47],"design,":[48],"implement,":[49],"test":[51],"multiple":[52],"handcrafted":[53],"compression":[54,93],"schemes":[55,94,123],"Twiddle":[57],"Factor":[58],"(TF)":[59],"Read-Only":[60],"Memories":[61],"(ROM),":[62],"aiming":[63],"to":[64],"reduce":[65],"footprint":[67],"variable-length":[70],"dual-radix":[72],"Fast":[73],"Fourier":[74],"Transform":[75],"(FFT)":[76],"accelerator":[77],"Multi-core":[80,150],"Digital":[81],"Signal":[82],"Processor":[83],"(DSP)":[84],"Frequency":[86],"Modulated":[87],"Continuous":[88],"Wave":[89],"(FMCW)":[90],"radars.":[91],"proposed":[95],"paper":[98],"involve":[99],"double":[100],"delta":[101],"encoding,":[102],"Radix-specific":[103],"address":[104],"optimizations":[105],"per":[106],"port,":[107],"symmetry":[108],"inclusion,":[109],"exploitation":[111],"bit":[114],"resolution":[115],"changes":[116],"within":[117],"radar":[119],"chain.":[121],"All":[122],"are":[124],"verified":[125],"an":[127,153],"FPGA":[128],"terms":[130],"logic":[132],"utilization":[133],"quantization":[135],"using":[136],"77-GHz":[138],"radar,":[139],"implemented":[141],"RISCV-based":[144],"Processing":[145],"Element":[146],"(PE)":[147],"DSP":[151],"Adaptive":[154],"Body":[155],"Bias":[156],"(ABB)":[157],"approach":[158],"22FDX":[160],"technology":[161],"assessing":[163],"area,":[164],"leakage,":[165],"relative":[167],"latency":[168],"savings":[169],"when":[170],"compared":[171],"dual-ROM":[174],"equivalent":[175],"state-of-the-art.":[178]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}