{"id":"https://openalex.org/W3159661380","doi":"https://doi.org/10.1109/iscas51556.2021.9401510","title":"A Low-Cost Bug Hunting Verification Methodology for RISC-V-Based Processors","display_name":"A Low-Cost Bug Hunting Verification Methodology for RISC-V-Based Processors","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159661380","doi":"https://doi.org/10.1109/iscas51556.2021.9401510","mag":"3159661380"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101935883","display_name":"Camilo Rojas","orcid":"https://orcid.org/0000-0001-8941-408X"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":true,"raw_author_name":"Camilo Rojas","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander Bucaramanga, Colombia"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020539302","display_name":"Hanssel Morales","orcid":"https://orcid.org/0000-0002-5521-6525"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Hanssel Morales","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander Bucaramanga, Colombia"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070510631","display_name":"Elkim Roa","orcid":"https://orcid.org/0000-0003-0290-7493"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Elkim Roa","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander Bucaramanga, Colombia"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101935883"],"corresponding_institution_ids":["https://openalex.org/I115684694"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03846329,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7631883025169373},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6031285524368286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4759276211261749},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4510277807712555},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4308415651321411},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32325658202171326},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3175395131111145},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.27020692825317383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24602174758911133},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16879430413246155}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7631883025169373},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6031285524368286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4759276211261749},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4510277807712555},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4308415651321411},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32325658202171326},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3175395131111145},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.27020692825317383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24602174758911133},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16879430413246155}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1529461101","https://openalex.org/W1983394510","https://openalex.org/W2318354022","https://openalex.org/W2912012512","https://openalex.org/W2919113869","https://openalex.org/W3026448768","https://openalex.org/W3027968530","https://openalex.org/W3101211091"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W2128502296","https://openalex.org/W4376881175","https://openalex.org/W1967938402","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2386041993","https://openalex.org/W4385730960","https://openalex.org/W2496196108","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Agile":[0],"hardware":[1],"design":[2,23,53],"strategies":[3],"have":[4],"shown":[5],"a":[6,36,64],"fast":[7],"adoption":[8],"in":[9,63,74],"academia":[10],"and":[11,105],"industry":[12],"by":[13,59],"bringing":[14],"ideas":[15],"from":[16],"the":[17,57,82],"software":[18],"development":[19],"side.":[20],"However,":[21],"adopted":[22],"methodologies":[24],"exhibit":[25],"traditional":[26],"verification":[27,37,48,61,80],"scenarios":[28],"based":[29,71],"on":[30],"handmade":[31],"testbenches.":[32],"Here":[33],"we":[34],"describe":[35],"methodology":[38,58,84],"for":[39],"RISC-V-based":[40],"processors":[41],"with":[42],"human-independent":[43],"testbenches":[44],"creation,":[45],"employing":[46],"high-effort":[47],"methods":[49],"throughout":[50],"all":[51],"processor":[52,72],"cycle.":[54],"We":[55],"demonstrated":[56],"performing":[60],"tests":[62],"single-issue":[65],"in-order":[66],"(SIIO)":[67],"32-bit":[68],"RISC-V":[69,113],"ISA":[70],"described":[73],"Chisel.":[75],"In":[76],"contrast":[77],"to":[78,89,111],"standard":[79],"methods,":[81],"proposed":[83],"can":[85],"detect":[86],"bugs":[87],"hard":[88],"isolate":[90],"even":[91],"after":[92],"final":[93],"FPGA":[94],"implementations":[95],"in-field.":[96],"The":[97],"generated":[98],"test":[99],"programs":[100],"show":[101],"higher":[102],"coverage":[103],"metrics,":[104],"\u03c7":[106],"30":[107],"fewer":[108],"instructions":[109],"compared":[110],"official":[112],"torture":[114],"unit":[115],"tests.":[116]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-04T09:10:02.777135","created_date":"2025-10-10T00:00:00"}