{"id":"https://openalex.org/W3157257936","doi":"https://doi.org/10.1109/iscas51556.2021.9401507","title":"33-200Mbps, 3pJ/Bit True Random Number Generator Based on CT Delta-Sigma Modulator","display_name":"33-200Mbps, 3pJ/Bit True Random Number Generator Based on CT Delta-Sigma Modulator","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157257936","doi":"https://doi.org/10.1109/iscas51556.2021.9401507","mag":"3157257936"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057502115","display_name":"Sanjeev Tannirkulam Chandrasekaran","orcid":"https://orcid.org/0000-0002-2162-7676"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sanjeev Tannirkulam Chandrasekaran","raw_affiliation_strings":["Electrical Engineering Department, University at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086745874","display_name":"Akshay Jayaraj","orcid":"https://orcid.org/0000-0002-6571-6347"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akshay Jayaraj","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103919457","display_name":"Naveen Ramesh","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Ramesh","raw_affiliation_strings":["Electrical Engineering Department, University at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["Electrical Engineering Department, University at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057502115"],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.9211,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70842537,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.7799113988876343},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7579338550567627},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.7551316022872925},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.573103129863739},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5647743940353394},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5299221873283386},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.49279239773750305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4910562038421631},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4257645010948181},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35072189569473267},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2634119391441345},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10987356305122375}],"concepts":[{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.7799113988876343},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7579338550567627},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.7551316022872925},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.573103129863739},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5647743940353394},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5299221873283386},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.49279239773750305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4910562038421631},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4257645010948181},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35072189569473267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2634119391441345},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10987356305122375},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1990478559","https://openalex.org/W2092798673","https://openalex.org/W2401371495","https://openalex.org/W2549213854","https://openalex.org/W2594309104","https://openalex.org/W2610291885","https://openalex.org/W2898748682","https://openalex.org/W2908207594","https://openalex.org/W3015432021"],"related_works":["https://openalex.org/W2158491338","https://openalex.org/W2807901368","https://openalex.org/W2133733652","https://openalex.org/W2072658171","https://openalex.org/W1976391040","https://openalex.org/W2157118673","https://openalex.org/W2913428688","https://openalex.org/W3097708393","https://openalex.org/W2016777110","https://openalex.org/W1624221390"],"abstract_inverted_index":{"This":[0],"work":[1,69],"presents":[2],"a":[3,15,64,113],"true":[4],"random":[5],"number":[6],"generator":[7],"(TRNG)":[8],"that":[9,32],"uses":[10],"noise":[11,46],"and":[12,42,47,60,103,107,132],"jitter":[13],"in":[14,83,88],"continuous-time,":[16],"deltasigma":[17],"modulator":[18],"(CTDSM)":[19],"as":[20,57],"entropy":[21,121],"source.":[22],"A":[23],"multi-bit":[24],"non-return-to-zero":[25],"(NRZ)":[26],"feedback":[27],"digital-to-analog":[28],"converter":[29],"(DAC)":[30],"ensures":[31],"input":[33],"swing":[34],"seen":[35],"by":[36,44],"the":[37,51,84,91,123],"front-end":[38],"integrators":[39,82],"is":[40,63,126],"small":[41],"dominated":[43],"CTDSM":[45,59],"jitter,":[48],"thus":[49],"allowing":[50],"proposed":[52,85],"circuit":[53],"to":[54,71,80],"simultaneously":[55],"operate":[56],"both":[58],"TRNG":[61,92,124],"which":[62],"key":[65],"differentiation":[66],"of":[67,97,101,122],"this":[68],"compared":[70],"state-of-the-art":[72],"TRNGs.":[73],"Voltage":[74],"controlled":[75],"ring":[76],"oscillators":[77],"are":[78],"used":[79],"implement":[81],"CTDSM.":[86],"Fabricated":[87],"65nm":[89],"CMOS,":[90],"has":[93],"an":[94],"energy":[95],"efficiency":[96],"3pJ/bit":[98],"at":[99,105],"throughput":[100],"33Mbps":[102],"3.5pJ/bit":[104],"200Mbps,":[106],"passes":[108],"all":[109],"NIST":[110],"tests":[111],"with":[112],"minimum":[114,120],"pass":[115],"rate>":[116],"0.96.":[117],"The":[118],"measured":[119],"bits":[125],">":[127],"0.9995":[128],"across":[129],"multiple":[130],"chips":[131],"voltage/temperature":[133],"corners":[134],"without":[135],"any":[136],"calibration.":[137]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}