{"id":"https://openalex.org/W3157366447","doi":"https://doi.org/10.1109/iscas51556.2021.9401496","title":"Algorithm Driven Power-Timing Optimization Methodology for CMOS Digital Circuits Considering PVTA Variations","display_name":"Algorithm Driven Power-Timing Optimization Methodology for CMOS Digital Circuits Considering PVTA Variations","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157366447","doi":"https://doi.org/10.1109/iscas51556.2021.9401496","mag":"3157366447"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083352032","display_name":"Hema Sai Kalluru","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Hema Sai Kalluru","raw_affiliation_strings":["CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007522323","display_name":"Prasenjit Saha","orcid":"https://orcid.org/0000-0003-0136-2153"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prasenjit Saha","raw_affiliation_strings":["CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109414323","display_name":"Andleeb Zahra","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Andleeb Zahra","raw_affiliation_strings":["CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060396811","display_name":"Zia Abbas","orcid":"https://orcid.org/0000-0002-3747-3640"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Zia Abbas","raw_affiliation_strings":["CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"CVEST, International Institute of Information Technology, Hyderabad (IIIT-H), Hyderabad, India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083352032"],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":0.1012,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40855123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5922099947929382},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.559450089931488},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5564358234405518},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5353242754936218},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5207948088645935},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5094857811927795},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4893760085105896},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.46124571561813354},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.453911155462265},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.42602378129959106},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42261961102485657},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42112284898757935},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4199257791042328},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.41854697465896606},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3898302912712097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29385054111480713},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26074278354644775},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10229906439781189}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5922099947929382},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.559450089931488},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5564358234405518},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5353242754936218},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5207948088645935},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5094857811927795},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4893760085105896},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.46124571561813354},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.453911155462265},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.42602378129959106},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42261961102485657},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42112284898757935},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4199257791042328},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.41854697465896606},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3898302912712097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29385054111480713},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26074278354644775},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10229906439781189},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1829868563","https://openalex.org/W1968204888","https://openalex.org/W1982303956","https://openalex.org/W2001623355","https://openalex.org/W2029364567","https://openalex.org/W2057791241","https://openalex.org/W2065183815","https://openalex.org/W2097321959","https://openalex.org/W2113205870","https://openalex.org/W2125169487","https://openalex.org/W2129523677","https://openalex.org/W2170333286","https://openalex.org/W2486399482","https://openalex.org/W2503057153","https://openalex.org/W2765138562","https://openalex.org/W2920836843","https://openalex.org/W2942215740","https://openalex.org/W2943768233","https://openalex.org/W3005558969","https://openalex.org/W3106453698","https://openalex.org/W6638774682","https://openalex.org/W6676686136"],"related_works":["https://openalex.org/W4235807419","https://openalex.org/W2107551409","https://openalex.org/W4293235276","https://openalex.org/W4249541960","https://openalex.org/W2550704533","https://openalex.org/W2827496155","https://openalex.org/W2117533672","https://openalex.org/W2890026549","https://openalex.org/W3092420867","https://openalex.org/W2126298267"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,47,95],"aim":[4],"at":[5,51,79,157],"optimizing":[6],"the":[7,53,72,88,115,137,164,167],"leakage":[8,100],"power":[9,38,83,93],"and":[10,20,32,117,136,147,183],"propagation":[11],"delays":[12],"using":[13,123],"optimization":[14],"algorithms":[15],"like":[16],"Glowworm":[17],"Swarm":[18],"Optimization":[19],"Neighbourhood":[21],"Cultivation":[22],"Genetic":[23],"Algorithm,":[24],"subjected":[25],"to":[26,144,149],"variations":[27,182],"in":[28,57,85],"Process,":[29],"Voltage,":[30],"Temperature":[31],"Aging":[33],"degradation":[34,68],"(PVTA)":[35],"targeting":[36],"low":[37,92],"or":[39],"high":[40,44],"performance":[41,45],"applications.":[42],"For":[43],"applications,":[46,94],"synthesize":[48],"transistor":[49,97],"sizes,":[50],"which":[52],"critical":[54,73,111],"path":[55,74,112],"delay":[56,75],"worst":[58],"case":[59],"PVT":[60],"conditions":[61,81,185],"with":[62],"3":[63],"years":[64],"of":[65,163,180],"NBTI":[66],"aging":[67],"is":[69,101,170],"optimized":[70],"below":[71],"(of":[76],"initial":[77],"sizing)":[78],"nominal":[80],"keeping":[82,107],"budget":[84],"bound.":[86],"On":[87],"other":[89],"hand,":[90],"for":[91,125,166,186],"obtain":[96],"sizing":[98,169],"where":[99],"reduced":[102],"by":[103,172],"more":[104],"than":[105],"50%,":[106],"a":[108],"bound":[109],"on":[110],"delay.":[113],"All":[114],"pre":[116],"post":[118],"stress":[119],"simulations":[120],"are":[121,141,155],"performed":[122],"HSPICE":[124],"22nm":[126],"Metal":[127],"Gate":[128],"High-K":[129],"dielectric":[130],"model":[131],"parameters.":[132],"The":[133,152,160],"temperature":[134],"range":[135,179],"supply":[138],"voltage":[139],"ranges":[140],"-55":[142],"\u00b0C":[143,146],"125":[145],"0.72V":[148],"0.88V":[150],"respectively.":[151],"process":[153,181],"parameters":[154],"considered":[156],"\u00b13\u03c3":[158],"variation.":[159],"ingenuous":[161],"working":[162],"circuits":[165],"obtained":[168],"ensured":[171],"Monte":[173],"Carlo":[174],"analysis":[175],"evaluating":[176],"over":[177],"entire":[178],"operating":[184],"intended":[187],"life":[188],"time.":[189]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}