{"id":"https://openalex.org/W3157856787","doi":"https://doi.org/10.1109/iscas51556.2021.9401495","title":"A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS","display_name":"A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157856787","doi":"https://doi.org/10.1109/iscas51556.2021.9401495","mag":"3157856787"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101618126","display_name":"Xiangyu Meng","orcid":"https://orcid.org/0000-0002-6808-9342"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiangyu Meng","raw_affiliation_strings":["SEIT, SUN YAT-SEN University, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"SEIT, SUN YAT-SEN University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102024429","display_name":"Weihao Kong","orcid":"https://orcid.org/0000-0001-7233-4622"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weihao Kong","raw_affiliation_strings":["SEIT, SUN YAT-SEN University, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"SEIT, SUN YAT-SEN University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024094171","display_name":"Haifeng Yang","orcid":"https://orcid.org/0000-0003-3017-4215"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haifeng Yang","raw_affiliation_strings":["SEIT, SUN YAT-SEN University, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"SEIT, SUN YAT-SEN University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068627926","display_name":"Yecong Li","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yecong Li","raw_affiliation_strings":["SEIT, SUN YAT-SEN University, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"SEIT, SUN YAT-SEN University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100362376","display_name":"Xuan Li","orcid":"https://orcid.org/0000-0003-4079-1380"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Li","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101618126"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.04018081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.9118470549583435},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.9014500379562378},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6451181173324585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.550240159034729},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.5313212275505066},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.5311084389686584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5114935636520386},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.44309818744659424},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43672409653663635},{"id":"https://openalex.org/keywords/shaping","display_name":"Shaping","score":0.4208301603794098},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26222604513168335},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2511032223701477},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1941688060760498}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.9118470549583435},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.9014500379562378},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6451181173324585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.550240159034729},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.5313212275505066},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.5311084389686584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5114935636520386},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.44309818744659424},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43672409653663635},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.4208301603794098},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26222604513168335},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2511032223701477},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1941688060760498}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1986817445","https://openalex.org/W2515310809","https://openalex.org/W2785229656","https://openalex.org/W2943328367"],"related_works":["https://openalex.org/W2082979872","https://openalex.org/W2896514336","https://openalex.org/W3216962587","https://openalex.org/W2548554782","https://openalex.org/W2368405386","https://openalex.org/W4292071990","https://openalex.org/W1997284295","https://openalex.org/W2003734039","https://openalex.org/W2278942241","https://openalex.org/W340251908"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,73,122],"2-bit/cycle":[4],"2-step":[5,40],"hybrid":[6],"successive-approximation-register":[7],"(SAR)":[8],"analog-to-digital":[9],"converter":[10],"(ADC)":[11],"with":[12],"6-bit":[13],"resolution.":[14],"A":[15],"latch":[16],"consisting":[17],"of":[18,44,54,64,86,115],"dynamic":[19],"logic":[20,43],"gates":[21],"is":[22,48,67,97,100,108,118],"proposed":[23,78],"to":[24,126],"speed":[25],"up":[26,125],"the":[27,34,39,42,45,51,55,62,77,95,116],"ADC":[28,47,81,117],"conversion":[29],"process":[30],"and":[31,50,70,84,88,103],"largely":[32],"enhance":[33],"power":[35,113],"efficiency.":[36],"Furthermore,":[37],"in":[38,72,92],"structure,":[41],"two-stage":[46],"modified,":[49],"capacitance":[52],"arrays":[53],"DACs":[56],"are":[57],"accordingly":[58],"adjusted":[59],"so":[60],"that":[61],"performance":[63],"each":[65],"stage":[66],"optimized.":[68],"Designed":[69],"simulated":[71],"65-nm":[74],"CMOS":[75],"technology,":[76],"single":[79],"channel":[80],"achieves":[82],"SNDR":[83],"SFNR":[85],"36.76":[87],"46.89":[89],"respectively,":[90],"resulting":[91],"5.8":[93],"ENOB,":[94],"THD":[96],"-42.22dB,":[98],"SNR":[99],"38.22":[101],"dB,":[102],"FoM":[104],"at":[105,121],"Nyquist":[106],"rate":[107,124],"85.9":[109],"fJ/conversion-step.":[110],"The":[111],"total":[112],"consumption":[114],"8.6":[119],"mW":[120],"sampling":[123],"1.8":[127],"GS/s.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}