{"id":"https://openalex.org/W3159384954","doi":"https://doi.org/10.1109/iscas51556.2021.9401463","title":"A Crosstalk-Harnessed Signaling Enhancement that Eliminates Common-Mode Encoding","display_name":"A Crosstalk-Harnessed Signaling Enhancement that Eliminates Common-Mode Encoding","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159384954","doi":"https://doi.org/10.1109/iscas51556.2021.9401463","mag":"3159384954"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401463","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033073973","display_name":"Daniel Iparraguirre","orcid":"https://orcid.org/0000-0001-8968-3204"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel Iparraguirre","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057615824","display_name":"J.G. Delgado-Frias","orcid":"https://orcid.org/0000-0002-7026-9991"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Delgado-Frias","raw_affiliation_strings":["Washington State University, Pullman, WA, USA"],"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111873417","display_name":"Howard L. Heck","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Howard Heck","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033073973"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48952294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7773891687393188},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5913727283477783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5613347887992859},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.5593125820159912},{"id":"https://openalex.org/keywords/eigenvalues-and-eigenvectors","display_name":"Eigenvalues and eigenvectors","score":0.49469611048698425},{"id":"https://openalex.org/keywords/hadamard-transform","display_name":"Hadamard transform","score":0.4749893248081207},{"id":"https://openalex.org/keywords/pooling","display_name":"Pooling","score":0.46296194195747375},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.45217186212539673},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4327564537525177},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4309011697769165},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.4181339144706726},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38890355825424194},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3354388475418091},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2877209186553955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28232043981552124},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17512992024421692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17380443215370178},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1729639768600464},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16052722930908203},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.08899471163749695},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08087414503097534},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.07999935746192932}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7773891687393188},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5913727283477783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5613347887992859},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.5593125820159912},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.49469611048698425},{"id":"https://openalex.org/C60292330","wikidata":"https://www.wikidata.org/wiki/Q1014065","display_name":"Hadamard transform","level":2,"score":0.4749893248081207},{"id":"https://openalex.org/C70437156","wikidata":"https://www.wikidata.org/wiki/Q7228652","display_name":"Pooling","level":2,"score":0.46296194195747375},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.45217186212539673},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4327564537525177},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4309011697769165},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.4181339144706726},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38890355825424194},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3354388475418091},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2877209186553955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28232043981552124},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17512992024421692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17380443215370178},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1729639768600464},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16052722930908203},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08899471163749695},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08087414503097534},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.07999935746192932},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401463","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401463","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W10143836","https://openalex.org/W1576567199","https://openalex.org/W2549611246","https://openalex.org/W2810649101","https://openalex.org/W2884740154","https://openalex.org/W2949171700","https://openalex.org/W2971555415","https://openalex.org/W3016038922","https://openalex.org/W3147805826","https://openalex.org/W6729786595"],"related_works":["https://openalex.org/W2953234277","https://openalex.org/W2626256601","https://openalex.org/W147410782","https://openalex.org/W2900413183","https://openalex.org/W4390975304","https://openalex.org/W3022252430","https://openalex.org/W4287804464","https://openalex.org/W3103989898","https://openalex.org/W3211292372","https://openalex.org/W803346624"],"abstract_inverted_index":{"This":[0,26],"paper":[1],"presents":[2],"an":[3],"encoding":[4],"variation":[5],"on":[6],"the":[7,15,20,32,50,69,74],"Crosstalk-Harnessed":[8],"Signaling":[9],"(CHS)":[10],"technique,":[11],"aimed":[12],"towards":[13],"eliminating":[14],"common-mode":[16],"eigenvector":[17,33],"included":[18],"in":[19,41,54,68,78],"Hadamard":[21],"matrix":[22,57],"for":[23,83],"CHS":[24],"encoding/decoding.":[25],"is":[27],"accomplished":[28],"by":[29,38,46],"either":[30],"removing":[31],"or":[34,45],"making":[35],"it":[36],"differential":[37],"concatenating":[39],"matrices":[40],"a":[42,55,60,79],"diagonal":[43],"fashion,":[44],"adding":[47],"columns":[48],"to":[49,65],"matrix;":[51],"this":[52],"results":[53,72],"non-square":[56],"that":[58],"delivers":[59],"larger":[61],"number":[62],"of":[63],"signals":[64],"be":[66],"routed":[67],"interface.":[70],"Simulation":[71],"show":[73],"signaling/routing":[75],"overhead":[76],"translates":[77],"significantly":[80],"higher":[81],"performance":[82],"high-speed":[84],"parallel":[85],"interfaces":[86],"with":[87],"very":[88],"high":[89],"routing":[90],"integration":[91],"levels.":[92]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}