{"id":"https://openalex.org/W3157068328","doi":"https://doi.org/10.1109/iscas51556.2021.9401451","title":"Approximate Logic Synthesis in the Loop for Designing Low-Power Neural Network Accelerator","display_name":"Approximate Logic Synthesis in the Loop for Designing Low-Power Neural Network Accelerator","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157068328","doi":"https://doi.org/10.1109/iscas51556.2021.9401451","mag":"3157068328"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068080620","display_name":"Yifan Qian","orcid":"https://orcid.org/0000-0002-3914-1981"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yifan Qian","raw_affiliation_strings":["University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031932491","display_name":"Chang Meng","orcid":"https://orcid.org/0000-0003-3134-7771"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang Meng","raw_affiliation_strings":["University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100692586","display_name":"Yawen Zhang","orcid":"https://orcid.org/0000-0003-2935-6089"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yawen Zhang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036572182","display_name":"Weikang Qian","orcid":"https://orcid.org/0000-0002-5129-9431"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weikang Qian","raw_affiliation_strings":["MoE Key Laboratory of Artificial Intelligence, Shanghai Jiao Tong University, Shanghai, China","State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"MoE Key Laboratory of Artificial Intelligence, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002760019","display_name":"Runsheng Wang","orcid":"https://orcid.org/0000-0002-7514-0767"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runsheng Wang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012603707","display_name":"Ru Huang","orcid":"https://orcid.org/0000-0001-7545-0987"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ru Huang","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5068080620"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.4011,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59219365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.8606038093566895},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7047922611236572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6955268979072571},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6563756465911865},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5214914083480835},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48398804664611816},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4755820035934448},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4538300633430481},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4454546272754669},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42215076088905334},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37058791518211365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36729955673217773},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29622185230255127},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23880213499069214},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1388736367225647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11811181902885437}],"concepts":[{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.8606038093566895},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7047922611236572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6955268979072571},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6563756465911865},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5214914083480835},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48398804664611816},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4755820035934448},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4538300633430481},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4454546272754669},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42215076088905334},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37058791518211365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36729955673217773},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29622185230255127},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23880213499069214},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1388736367225647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11811181902885437},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W1982780415","https://openalex.org/W1996431812","https://openalex.org/W2112796928","https://openalex.org/W2119144962","https://openalex.org/W2194775991","https://openalex.org/W2244005500","https://openalex.org/W2401611945","https://openalex.org/W2612139336","https://openalex.org/W2774487991","https://openalex.org/W2804278059","https://openalex.org/W2900149931","https://openalex.org/W2958306322","https://openalex.org/W2963122961","https://openalex.org/W2964299589","https://openalex.org/W2980235527","https://openalex.org/W2996999863","https://openalex.org/W3023146441","https://openalex.org/W3092498068","https://openalex.org/W3102262281","https://openalex.org/W4234143475","https://openalex.org/W4235991875","https://openalex.org/W6601412428","https://openalex.org/W6677580257"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842"],"abstract_inverted_index":{"Approximate":[0],"computing":[1],"is":[2],"an":[3,86,105],"emerging":[4],"circuit":[5,64],"design":[6,27,52,85],"paradigm.":[7],"It":[8],"improves":[9],"the":[10,51,73,77,93,100,115],"energy":[11],"efficiency":[12],"of":[13,54,75,114,126],"circuits":[14],"by":[15],"introducing":[16],"some":[17],"errors.":[18],"Recent":[19],"works":[20],"propose":[21],"to":[22,26,84],"apply":[23],"approximate":[24,46,63,87,108],"multipliers":[25],"low-power":[28,55],"neural":[29],"network":[30],"(NN)":[31],"accelerators.":[32,57],"Different":[33],"from":[34],"existing":[35],"methods,":[36],"in":[37],"this":[38],"paper,":[39],"we":[40],"advocate":[41],"a":[42,61,123],"method":[43,102],"that":[44,89,99],"integrates":[45],"logic":[47],"synthesis":[48],"(ALS)":[49],"into":[50,70],"loop":[53],"NN":[56,78],"ALS":[58],"automatically":[59],"synthesizes":[60],"good":[62],"and":[65],"can":[66,81,103,120],"take":[67],"input":[68],"distribution":[69],"consideration.":[71],"With":[72],"help":[74],"ALS,":[76],"computation":[79],"pattern":[80],"be":[82],"exploited":[83],"multiplier":[88,109],"fits":[90],"better":[91],"with":[92,110],"NN.":[94],"The":[95],"experimental":[96],"results":[97],"show":[98],"proposed":[101],"generate":[104],"extremely":[106],"small":[107],"area":[111],"only":[112],"4.2%":[113],"accurate":[116],"version,":[117],"while":[118],"it":[119],"still":[121],"achieve":[122],"high":[124],"accuracy":[125],"97.9%":[127],"for":[128],"LeNet-5":[129],"on":[130],"MNIST":[131],"dataset.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}