{"id":"https://openalex.org/W3158785440","doi":"https://doi.org/10.1109/iscas51556.2021.9401445","title":"A Low-Voltage High-Performance Frequency Divider exploiting Folded MCML","display_name":"A Low-Voltage High-Performance Frequency Divider exploiting Folded MCML","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158785440","doi":"https://doi.org/10.1109/iscas51556.2021.9401445","mag":"3158785440"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEEI Department, University of Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"DIEEI Department, University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40476782,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"51","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.8410120010375977},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6246757507324219},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.5827670097351074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5747425556182861},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5327515602111816},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.4842357337474823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48380106687545776},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4615827202796936},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4613056778907776},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.44046151638031006},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.43009334802627563},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42555487155914307},{"id":"https://openalex.org/keywords/current-divider","display_name":"Current divider","score":0.4179283380508423},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4113350808620453},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35402971506118774},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3272795081138611},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09638351202011108}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.8410120010375977},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6246757507324219},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.5827670097351074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5747425556182861},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5327515602111816},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.4842357337474823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48380106687545776},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4615827202796936},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4613056778907776},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.44046151638031006},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.43009334802627563},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42555487155914307},{"id":"https://openalex.org/C97264828","wikidata":"https://www.wikidata.org/wiki/Q4157078","display_name":"Current divider","level":4,"score":0.4179283380508423},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4113350808620453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35402971506118774},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3272795081138611},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09638351202011108},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1546922","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1546922","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1974337707","https://openalex.org/W1997433601","https://openalex.org/W2009169305","https://openalex.org/W2014694497","https://openalex.org/W2049947650","https://openalex.org/W2100556628","https://openalex.org/W2135246680","https://openalex.org/W2142303225","https://openalex.org/W2280601454","https://openalex.org/W2343588668","https://openalex.org/W2758426500","https://openalex.org/W2769058763","https://openalex.org/W2787979264","https://openalex.org/W2903036869","https://openalex.org/W2907232526","https://openalex.org/W2946899231","https://openalex.org/W3009334896","https://openalex.org/W6681144672"],"related_works":["https://openalex.org/W2375779953","https://openalex.org/W1978124134","https://openalex.org/W2511756050","https://openalex.org/W2970605643","https://openalex.org/W3130562801","https://openalex.org/W2786631194","https://openalex.org/W2613801068","https://openalex.org/W1570838942","https://openalex.org/W2289448604","https://openalex.org/W2146135557"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,40,54,62,70],"low-voltage,":[4],"high":[5],"speed":[6],"frequency":[7,59,65],"divider":[8,60],"architecture":[9],"exploiting":[10],"the":[11,31,78,81],"Folded":[12],"MOS":[13],"Current":[14],"Mode":[15],"Logic":[16],"(FMCML)":[17],"and":[18,34,52],"an":[19],"analytical":[20],"design":[21,35,51],"strategy":[22],"to":[23,50],"optimize":[24],"its":[25],"performance":[26],"are":[27],"presented.":[28],"To":[29],"validate":[30],"proposed":[32,82],"models":[33],"procedures":[36],"we":[37],"have":[38],"used":[39],"28nm,":[41],"Fully":[42],"Depleted":[43],"Silicon":[44],"on":[45],"Insulator":[46],"(FDSOI),":[47],"CMOS":[48],"technology":[49],"simulate":[53],"divide-by-8":[55],"circuit.":[56],"The":[57],"designed":[58],"exhibits":[61],"maximum":[63],"operating":[64],"of":[66,73,80],"about":[67],"15GHz":[68],"with":[69],"power":[71],"consumption":[72],"only":[74],"110\u03bcW":[75],"thus":[76],"confirming":[77],"advantages":[79],"approach.":[83]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}