{"id":"https://openalex.org/W3157846966","doi":"https://doi.org/10.1109/iscas51556.2021.9401416","title":"4T Gain-Cell Providing Unlimited Availability through Hidden Refresh with 1W1R Functionality","display_name":"4T Gain-Cell Providing Unlimited Availability through Hidden Refresh with 1W1R Functionality","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157846966","doi":"https://doi.org/10.1109/iscas51556.2021.9401416","mag":"3157846966"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007505616","display_name":"Einat Levy","orcid":"https://orcid.org/0000-0002-1221-2022"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Einat Levy","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081984427","display_name":"Aharon Sfez","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Aharon Sfez","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030091052","display_name":"Roman Golman","orcid":"https://orcid.org/0000-0002-1215-5603"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Roman Golman","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036678971","display_name":"Odem Harel","orcid":"https://orcid.org/0000-0002-1429-4906"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Odem Harel","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5007505616"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.40392296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8319003582000732},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7281842827796936},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.7094071507453918},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6826778650283813},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6553353071212769},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.6030943393707275},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.6015615463256836},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5637410879135132},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5406283140182495},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5169819593429565},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5131862759590149},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.48155835270881653},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4732820689678192},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4521210789680481},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4374425709247589},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42416274547576904},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2562241554260254},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.16642585396766663},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16015475988388062},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1412818729877472}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8319003582000732},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7281842827796936},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.7094071507453918},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6826778650283813},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6553353071212769},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.6030943393707275},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.6015615463256836},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5637410879135132},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5406283140182495},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5169819593429565},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5131862759590149},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.48155835270881653},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4732820689678192},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4521210789680481},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4374425709247589},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42416274547576904},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2562241554260254},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.16642585396766663},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16015475988388062},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1412818729877472},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322252","display_name":"Israel Science Foundation","ror":"https://ror.org/04sazxf24"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1975907171","https://openalex.org/W1977443758","https://openalex.org/W2093163564","https://openalex.org/W2098040113","https://openalex.org/W2105102111","https://openalex.org/W2161091390","https://openalex.org/W2733005606","https://openalex.org/W2911766774","https://openalex.org/W2912129047","https://openalex.org/W2922487710","https://openalex.org/W3017968097","https://openalex.org/W3091039042","https://openalex.org/W6674283316"],"related_works":["https://openalex.org/W2074922484","https://openalex.org/W2130607063","https://openalex.org/W2063061014","https://openalex.org/W2149227206","https://openalex.org/W2473808647","https://openalex.org/W2001316072","https://openalex.org/W3004383742","https://openalex.org/W2105633922","https://openalex.org/W2540867894","https://openalex.org/W2011998170"],"abstract_inverted_index":{"Modern":[0],"SoCs":[1],"area":[2,109,120],"and":[3,40,83,115],"power":[4,24],"budgets":[5],"are":[6],"often":[7],"dominated":[8],"by":[9],"embedded":[10,18],"memories":[11],"on":[12],"board":[13],"of":[14],"the":[15],"chip.":[16],"Gain-cell":[17],"DRAM":[19],"is":[20],"a":[21,60],"dense,":[22],"low":[23,28,78],"memory":[25,55,94,125],"solution,":[26,114],"supporting":[27,77],"supply":[29],"voltages;":[30],"however,":[31],"it":[32],"suffers":[33],"from":[34],"limited":[35],"data":[36],"retention":[37],"time":[38],"(DRT)":[39],"requires":[41],"periodic":[42],"refresh":[43,81],"operations,":[44],"limiting":[45],"its":[46],"use":[47],"only":[48],"to":[49,104,111,117,123],"applications":[50],"that":[51],"can":[52],"tolerate":[53],"temporary":[54],"blockages.":[56],"This":[57],"work":[58],"presents":[59],"novel":[61],"gain":[62],"cell":[63],"design,":[64],"with":[65],"robust":[66],"dual":[67],"read":[68],"mechanism,":[69],"exploiting":[70],"GC-eDRAM":[71],"characteristics":[72],"for":[73],"double":[74],"write":[75],"throughput,":[76],"cost":[79],"hidden":[80],"mechanism":[82],"100%":[84],"array":[85],"availability,":[86],"providing":[87],"continuous":[88],"1W1R":[89],"functionality.":[90],"A":[91],"16":[92],"kbit":[93],"macro":[95],"was":[96],"implemented":[97],"in":[98,107],"65nm":[99],"bulk":[100],"technology":[101],"offering":[102],"up-":[103],"20%":[105],"reduction":[106,121],"bitcell":[108],"compared":[110,122],"standard":[112],"SRAM":[113],"up":[116],"3":[118],"x":[119],"1R1W":[124],"solutions.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}