{"id":"https://openalex.org/W3159073338","doi":"https://doi.org/10.1109/iscas51556.2021.9401379","title":"A 100 MHz 9.14-mW 8-Bit Shift Register Using Double-Edge Triggered Flip-Flop","display_name":"A 100 MHz 9.14-mW 8-Bit Shift Register Using Double-Edge Triggered Flip-Flop","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159073338","doi":"https://doi.org/10.1109/iscas51556.2021.9401379","mag":"3159073338"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013190486","display_name":"Uday Kiran Naidu Ekkurthi","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Uday Kiran Naidu Ekkurthi","raw_affiliation_strings":["National Sun Yat-Sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059986005","display_name":"Venkatesh Dasari","orcid":"https://orcid.org/0000-0002-3551-869X"},"institutions":[{"id":"https://openalex.org/I1330855593","display_name":"Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology","ror":"https://ror.org/05bc5bx80","country_code":"IN","type":"education","lineage":["https://openalex.org/I1330855593"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Venkatesh Dasari","raw_affiliation_strings":["Dept. of Electronics & Comm. Eng., Vel Tech University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics & Comm. Eng., Vel Tech University, Chennai, India","institution_ids":["https://openalex.org/I1330855593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072550686","display_name":"Jyoshnavi Akiri","orcid":null},"institutions":[{"id":"https://openalex.org/I1330855593","display_name":"Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology","ror":"https://ror.org/05bc5bx80","country_code":"IN","type":"education","lineage":["https://openalex.org/I1330855593"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jyoshnavi Akiri","raw_affiliation_strings":["Dept. of Electronics & Comm. Eng., Vel Tech University, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics & Comm. Eng., Vel Tech University, Chennai, India","institution_ids":["https://openalex.org/I1330855593"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Dept. of Electrical Eng., National Sun Yat-Sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Eng., National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013190486"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.6016,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66099792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.8644126653671265},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6805894374847412},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5961872339248657},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5699650645256042},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5604128837585449},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5065592527389526},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4907296895980835},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46541380882263184},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46452248096466064},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4618225693702698},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.42579853534698486},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34623685479164124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33236926794052124},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30281150341033936},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18008959293365479},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14588189125061035},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12567555904388428},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.07693645358085632}],"concepts":[{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.8644126653671265},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6805894374847412},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5961872339248657},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5699650645256042},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5604128837585449},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5065592527389526},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4907296895980835},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46541380882263184},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46452248096466064},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4618225693702698},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.42579853534698486},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34623685479164124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33236926794052124},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30281150341033936},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18008959293365479},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14588189125061035},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12567555904388428},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.07693645358085632},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309618","display_name":"Ministry of Science and Technology","ror":"https://ror.org/02b207r52"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1480989605","https://openalex.org/W2089612618","https://openalex.org/W2102009882","https://openalex.org/W2113092930","https://openalex.org/W2128602413","https://openalex.org/W2150351747","https://openalex.org/W2479787068","https://openalex.org/W2741926346","https://openalex.org/W2761883387","https://openalex.org/W2900065850","https://openalex.org/W2990013377","https://openalex.org/W4255185279","https://openalex.org/W6673087260"],"related_works":["https://openalex.org/W2184321560","https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W4386292978","https://openalex.org/W2051658160","https://openalex.org/W2056378213","https://openalex.org/W2788692347","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2149388434"],"abstract_inverted_index":{"Double-edge":[0],"triggered":[1,41],"flip-flops":[2,42],"(DETFF)":[3],"project":[4],"a":[5,53,92],"solution":[6],"to":[7,26],"clock":[8,14,78],"power":[9,48,108],"reduction":[10],"by":[11,51,110],"lowering":[12],"the":[13,18,76,102,107],"frequency":[15],"and":[16,43],"maintains":[17],"same":[19],"data":[20,68],"rate.":[21],"Hence,":[22],"they":[23],"are":[24],"appropriate":[25],"be":[27],"used":[28],"as":[29],"shift":[30,49,86,104],"registers.":[31],"This":[32],"paper":[33],"has":[34],"reviewed":[35],"several":[36],"earlier":[37],"designs":[38],"of":[39,60,65,75],"double-edge":[40],"presented":[44],"an":[45,80],"8-bit":[46],"low":[47],"register":[50,87,105],"using":[52,91],"newly":[54],"designed":[55],"DETFF.":[56],"The":[57,84,97],"major":[58],"contribution":[59],"this":[61],"work":[62,71],"takes":[63],"advantage":[64],"two":[66],"parallel":[67],"paths":[69],"that":[70,101],"in":[72],"opposite":[73],"phases":[74],"single":[77],"without":[79],"inverted":[81],"input":[82],"trigger.":[83],"proposed":[85,103],"design":[88],"is":[89],"realized":[90],"typical":[93],"90-nm":[94],"CMOS":[95],"process.":[96],"post-layout":[98],"results":[99],"show":[100],"reduces":[106],"consumption":[109],"at":[111],"least":[112],"17.2%.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}