{"id":"https://openalex.org/W3159839589","doi":"https://doi.org/10.1109/iscas51556.2021.9401356","title":"HSC: A Hybrid Spin/CMOS Logic Based In-Memory Engine with Area-Efficient Mapping Strategy","display_name":"HSC: A Hybrid Spin/CMOS Logic Based In-Memory Engine with Area-Efficient Mapping Strategy","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159839589","doi":"https://doi.org/10.1109/iscas51556.2021.9401356","mag":"3159839589"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108872340","display_name":"Yan Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yan Huang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076875525","display_name":"Erya Deng","orcid":"https://orcid.org/0000-0001-5064-8057"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Erya Deng","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039457645","display_name":"Jinyu Bai","orcid":"https://orcid.org/0000-0001-9369-0327"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinyu Bai","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006400453","display_name":"Qing Yang","orcid":"https://orcid.org/0000-0003-2744-9556"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qing Yang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100381646","display_name":"Wang Kang","orcid":"https://orcid.org/0000-0002-3169-6034"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang Kang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015444611","display_name":"Biao Pan","orcid":"https://orcid.org/0000-0002-9524-7617"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Biao Pan","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5108872340"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.03855852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.7996306419372559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.703069269657135},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5608834028244019},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5333307385444641},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5188716053962708},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48664817214012146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37858742475509644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3405246138572693},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.32552409172058105},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3137556314468384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24711823463439941},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.168052077293396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12852531671524048},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.09925264120101929}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.7996306419372559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.703069269657135},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5608834028244019},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5333307385444641},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5188716053962708},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48664817214012146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37858742475509644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3405246138572693},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.32552409172058105},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3137556314468384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24711823463439941},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.168052077293396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12852531671524048},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.09925264120101929},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1937359183","https://openalex.org/W2010162980","https://openalex.org/W2082200991","https://openalex.org/W2084313086","https://openalex.org/W2093460958","https://openalex.org/W2300242332","https://openalex.org/W2319920447","https://openalex.org/W2620295989","https://openalex.org/W2744357319","https://openalex.org/W2768900401","https://openalex.org/W2787453651","https://openalex.org/W2883593518","https://openalex.org/W2906663849","https://openalex.org/W2912358078","https://openalex.org/W2921329602","https://openalex.org/W2942061430","https://openalex.org/W2945639226","https://openalex.org/W2964176059","https://openalex.org/W2997869757","https://openalex.org/W3012561096","https://openalex.org/W3089817332","https://openalex.org/W3094457184","https://openalex.org/W3105314631","https://openalex.org/W3105519428","https://openalex.org/W6698200048","https://openalex.org/W6700264148"],"related_works":["https://openalex.org/W4385413421","https://openalex.org/W4386414224","https://openalex.org/W2963244787","https://openalex.org/W2783592119","https://openalex.org/W2774773774","https://openalex.org/W2785627314","https://openalex.org/W1963739940","https://openalex.org/W2069684819","https://openalex.org/W4252086118","https://openalex.org/W4248742008"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,23,85,94,148,169],"deep":[3],"learning":[4],"have":[5],"shown":[6],"that":[7,156],"binary":[8],"neural":[9],"networks":[10],"(BNNs)":[11],"can":[12,36,90,161],"provide":[13],"a":[14,77,119,149,163],"satisfying":[15],"accuracy":[16],"on":[17],"various":[18],"tasks":[19],"with":[20,63,143],"significant":[21],"reduction":[22],"computation":[24],"power":[25],"and":[26,51,107,130,166,171,181],"memory":[27,128],"cost.":[28],"Theoretically,":[29],"the":[30,49,52,87,100,104,108,112,116,126,132,144,157,179],"multiply-and-accumulate":[31],"(MAC)":[32],"operations":[33,61],"of":[34,59],"BNNs":[35],"be":[37,91,176],"replaced":[38],"by":[39,99],"in-memory":[40,57,96],"XNOR":[41,60,88],"operations,":[42],"thereby":[43],"avoiding":[44],"frequent":[45],"data":[46,102,110],"transfer":[47],"between":[48],"buffer":[50],"processor.":[53],"However,":[54],"devices":[55],"supporting":[56],"implementation":[58],"together":[62],"efficient":[64],"weight-matrix":[65],"mapping":[66,122,182],"strategy":[67],"is":[68,83,139],"still":[69],"an":[70,95],"open":[71],"research":[72],"area.":[73],"In":[74],"this":[75],"paper,":[76],"hybrid":[78],"spin/CMOS":[79],"cell":[80],"(HSC)":[81],"structure":[82,147],"proposed":[84,145,158],"which":[86,174],"operation":[89],"simply":[92],"realized":[93],"computing":[97],"manner":[98],"non-volatile":[101],"from":[103,111],"spin":[105],"component":[106],"volatile":[109],"CMOS":[113],"component.":[114],"Given":[115],"time/spatial":[117],"trade-off,":[118],"novel":[120],"weight":[121,137],"method":[123,183],"to":[124,141,178],"break":[125],"large":[127],"array":[129],"unroll":[131],"3D":[133],"kernel":[134],"into":[135],"2D":[136],"matrix":[138],"designed":[140],"cooperate":[142],"HSC":[146],"time-division":[150],"way.":[151],"System-level":[152],"simulation":[153],"results":[154],"show":[155],"BNN":[159],"processor":[160],"achieve":[162],"3.32*":[164],"speedup":[165],"11.9*":[167],"improvement":[168],"throughput":[170],"energy":[172],"efficiency,":[173],"could":[175],"attributed":[177],"device":[180],"co-design.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}