{"id":"https://openalex.org/W3158020464","doi":"https://doi.org/10.1109/iscas51556.2021.9401354","title":"Metamorphic Edge Processor Simulation Framework Using Flexible Runtime Partial Replacement of Software-Embedded Verilog RTL Models","display_name":"Metamorphic Edge Processor Simulation Framework Using Flexible Runtime Partial Replacement of Software-Embedded Verilog RTL Models","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158020464","doi":"https://doi.org/10.1109/iscas51556.2021.9401354","mag":"3158020464"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023061567","display_name":"Jisu Kwon","orcid":"https://orcid.org/0000-0002-0433-9533"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jisu Kwon","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101558427","display_name":"Sejong Oh","orcid":"https://orcid.org/0000-0002-9016-8864"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sejong Oh","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030304824","display_name":"Daejin Park","orcid":"https://orcid.org/0000-0002-5560-873X"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daejin Park","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea","School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023061567"],"corresponding_institution_ids":["https://openalex.org/I31419693"],"apc_list":null,"apc_paid":null,"fwci":0.4606,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5681603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"41","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8023854494094849},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7548724412918091},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5297941565513611},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.4843079149723053},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4529378414154053},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4367663264274597},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2666553854942322},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.11626332998275757},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10344946384429932}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8023854494094849},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7548724412918091},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5297941565513611},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.4843079149723053},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4529378414154053},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4367663264274597},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2666553854942322},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.11626332998275757},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10344946384429932}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311687","display_name":"Ministry of Education","ror":"https://ror.org/03m01yf64"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320326288","display_name":"K2","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W616429135","https://openalex.org/W1522250664","https://openalex.org/W2028177656","https://openalex.org/W2048795179","https://openalex.org/W2065051393","https://openalex.org/W2163596137","https://openalex.org/W2427191416","https://openalex.org/W2511742440","https://openalex.org/W2525630784","https://openalex.org/W2542664018","https://openalex.org/W2724633493","https://openalex.org/W2884922894","https://openalex.org/W2908924995","https://openalex.org/W2929163737","https://openalex.org/W2982690007","https://openalex.org/W3006482896","https://openalex.org/W3027242412","https://openalex.org/W3033874253","https://openalex.org/W3035150372","https://openalex.org/W3084270716","https://openalex.org/W3112504505","https://openalex.org/W6631155369","https://openalex.org/W6778898989"],"related_works":["https://openalex.org/W4300851787","https://openalex.org/W81604946","https://openalex.org/W2393030453","https://openalex.org/W4238487776","https://openalex.org/W2133071611","https://openalex.org/W4252858011","https://openalex.org/W2167813198","https://openalex.org/W2097593007","https://openalex.org/W1482369452","https://openalex.org/W3080878504"],"abstract_inverted_index":{"Iterative":[0],"register-transfer":[1],"level":[2],"(RTL)":[3],"simulation":[4,15,40,73,105,147],"is":[5,17,64,85,142],"essential":[6],"for":[7,149],"the":[8,13,44,51,71,79,88,94,99,131],"edge":[9,38],"processor":[10,39],"design,":[11],"but":[12],"RTL":[14,25,58,104,126],"speed":[16],"significantly":[18],"slower":[19],"in":[20,50,66],"a":[21,35,67,102,109],"system":[22,52,61,100],"where":[23],"various":[24],"models":[26],"are":[27],"complicatedly":[28],"integrated.":[29],"In":[30,98],"this":[31],"paper,":[32],"we":[33],"propose":[34],"novel":[36],"metamorphic":[37],"framework":[41,133],"that":[42],"partitions":[43],"software":[45],"part":[46],"and":[47,70,140,145],"virtualizes":[48],"it":[49,141],"emulator":[53],"to":[54,91,108,119,134],"eject":[55],"from":[56],"full":[57],"simulation.":[59],"The":[60],"emulator,":[62,101],"which":[63],"written":[65],"high-level":[68],"language,":[69],"Verilog":[72,80,89,103],"have":[74],"different":[75],"abstraction":[76],"levels,":[77],"thus":[78],"procedural":[81],"interface":[82],"(VPI)":[83],"module":[84],"plugged":[86],"into":[87],"simulator":[90],"connect":[92],"with":[93],"virtual":[95],"layer":[96],"interface.":[97],"session":[106],"corresponding":[107],"specific":[110],"parameter":[111],"set":[112],"can":[113],"be":[114],"dynamically":[115],"loaded":[116],"at":[117],"runtime":[118],"provide":[120],"metamorphism":[121],"by":[122],"flexible":[123],"partial":[124],"parameter-driven":[125],"model":[127],"replacement.":[128],"We":[129],"applied":[130],"proposed":[132],"finite":[135],"impulse":[136],"response":[137],"(FIR)":[138],"filter,":[139],"successfully":[143],"demonstrated":[144],"achieved":[146],"speedup":[148],"given":[150],"parameters.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}