{"id":"https://openalex.org/W3158105393","doi":"https://doi.org/10.1109/iscas51556.2021.9401337","title":"Priority-Aware Scheduling under Shared-Resource Contention on Chip Multicore Processors","display_name":"Priority-Aware Scheduling under Shared-Resource Contention on Chip Multicore Processors","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158105393","doi":"https://doi.org/10.1109/iscas51556.2021.9401337","mag":"3158105393"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029690752","display_name":"Shivam Kundan","orcid":"https://orcid.org/0000-0002-1733-6358"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shivam Kundan","raw_affiliation_strings":["Department of Electrical, Southern Illinois University, Carbondale, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Southern Illinois University, Carbondale, U.S.A","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052217926","display_name":"Iraklis Anagnostopoulos","orcid":"https://orcid.org/0000-0003-0985-3045"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Iraklis Anagnostopoulos","raw_affiliation_strings":["Department of Electrical, Southern Illinois University, Carbondale, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Southern Illinois University, Carbondale, U.S.A","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029690752"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.6908,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6473651,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8329735994338989},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.65000981092453},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6441378593444824},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.6124258041381836},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.49791502952575684},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48089125752449036},{"id":"https://openalex.org/keywords/priority-inheritance","display_name":"Priority inheritance","score":0.4633033871650696},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44198182225227356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4179501533508301},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36805960536003113},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.2955131530761719},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.1780388057231903}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8329735994338989},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.65000981092453},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6441378593444824},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.6124258041381836},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.49791502952575684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48089125752449036},{"id":"https://openalex.org/C63160601","wikidata":"https://www.wikidata.org/wiki/Q253831","display_name":"Priority inheritance","level":5,"score":0.4633033871650696},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44198182225227356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4179501533508301},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36805960536003113},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.2955131530761719},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.1780388057231903},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2013062050","https://openalex.org/W2034549250","https://openalex.org/W2048589567","https://openalex.org/W2118898690","https://openalex.org/W2129816520","https://openalex.org/W2172339043","https://openalex.org/W2532201769","https://openalex.org/W2757954102","https://openalex.org/W2795035377","https://openalex.org/W2946098275","https://openalex.org/W2977927273","https://openalex.org/W4244814458"],"related_works":["https://openalex.org/W1615383022","https://openalex.org/W2340180648","https://openalex.org/W2103667109","https://openalex.org/W2022666014","https://openalex.org/W2995515486","https://openalex.org/W2079303253","https://openalex.org/W2085237598","https://openalex.org/W2159870643","https://openalex.org/W3023876411","https://openalex.org/W2113124081"],"abstract_inverted_index":{"In":[0,85],"this":[1],"paper,":[2],"we":[3,87],"present":[4],"a":[5,98],"priority-aware":[6],"scheduling":[7],"methodology":[8,18,91],"for":[9,33,82,120],"concurrent":[10],"application":[11,71,94],"execution":[12],"on":[13,58],"chip":[14],"multi-core":[15],"processors.":[16],"Our":[17,106],"improves":[19],"the":[20,118],"performance":[21,72,95,110],"of":[22,38,73,115],"up":[23],"to":[24,97,113],"4":[25],"high-priority":[26,70,93],"applications":[27],"while":[28,77],"also":[29,78],"preventing":[30],"resource":[31],"starvation":[32],"low-priority":[34,83],"ones":[35],"by":[36],"means":[37],"progress-aware":[39],"scheduling.":[40],"We":[41],"compare":[42],"our":[43,90],"results":[44,57],"with":[45],"Linux's":[46],"completely":[47],"fair":[48],"scheduler":[49],"and":[50],"two":[51],"state-of-the-art":[52,99],"progress":[53],"aware":[54],"schedulers.":[55],"Experimental":[56],"an":[59,66],"Intel":[60],"Xeon":[61],"Gold":[62],"6130":[63],"CPU":[64],"demonstrate":[65],"average":[67,109],"increase":[68],"in":[69],"36.4%":[74],"over":[75],"Linux":[76],"maintaining":[79],"high":[80],"throughput":[81],"applications.":[84],"addition,":[86],"show":[88],"that":[89],"achieves":[92,108],"comparable":[96],"hardware":[100,121],"cache":[101],"partitioning":[102],"method":[103,107],"(Intel's":[104],"POCAT).":[105],"within":[111],"14.5%":[112],"0.2%":[114],"POCAT":[116],"without":[117],"need":[119],"support.":[122]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}