{"id":"https://openalex.org/W3159738830","doi":"https://doi.org/10.1109/iscas51556.2021.9401335","title":"A 0.8-3.5 GHz Shared TDC-Based Fast-Lock All-Digital DLL with a Built-in DCC","display_name":"A 0.8-3.5 GHz Shared TDC-Based Fast-Lock All-Digital DLL with a Built-in DCC","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159738830","doi":"https://doi.org/10.1109/iscas51556.2021.9401335","mag":"3159738830"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100645023","display_name":"Taeyeon Kim","orcid":"https://orcid.org/0000-0003-0408-9498"},"institutions":[{"id":"https://openalex.org/I94588446","display_name":"Hongik University","ror":"https://ror.org/00egdv862","country_code":"KR","type":"education","lineage":["https://openalex.org/I94588446"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Taeyeon Kim","raw_affiliation_strings":["Electronic and Electrical Engineering, Hongik University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Electronic and Electrical Engineering, Hongik University, Seoul, Korea","institution_ids":["https://openalex.org/I94588446"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101880257","display_name":"Jong\u2010Sun Kim","orcid":"https://orcid.org/0000-0002-9611-0268"},"institutions":[{"id":"https://openalex.org/I94588446","display_name":"Hongik University","ror":"https://ror.org/00egdv862","country_code":"KR","type":"education","lineage":["https://openalex.org/I94588446"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongsun Kim","raw_affiliation_strings":["Electronic and Electrical Engineering, Hongik University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Electronic and Electrical Engineering, Hongik University, Seoul, Korea","institution_ids":["https://openalex.org/I94588446"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100645023"],"corresponding_institution_ids":["https://openalex.org/I94588446"],"apc_list":null,"apc_paid":null,"fwci":0.6016,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.66121574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8828388452529907},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7410334348678589},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5855717062950134},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5420575737953186},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.520940899848938},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4463016986846924},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43215981125831604},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.36761587858200073},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3241378366947174},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3194553256034851},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26908135414123535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22500494122505188},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11522883176803589}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8828388452529907},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7410334348678589},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5855717062950134},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5420575737953186},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.520940899848938},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4463016986846924},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43215981125831604},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.36761587858200073},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3241378366947174},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3194553256034851},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26908135414123535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22500494122505188},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11522883176803589},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401335","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322064","display_name":"Korea Institute for Advancement of Technology","ror":"https://ror.org/015w1qa96"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1990497714","https://openalex.org/W2039610459","https://openalex.org/W2042521777","https://openalex.org/W2062952706","https://openalex.org/W2110921254","https://openalex.org/W2277822878","https://openalex.org/W2967011945","https://openalex.org/W6647739165"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2936029881","https://openalex.org/W2072077388","https://openalex.org/W2148370333","https://openalex.org/W2354050524","https://openalex.org/W2558486654","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W2066428821","https://openalex.org/W3177439118"],"abstract_inverted_index":{"A":[0],"new":[1,23,64],"time-to-digital":[2],"converter":[3],"(TDC)-based":[4],"fast-lock":[5],"all-digital":[6],"delay-locked":[7],"loop":[8],"(DLL)":[9],"with":[10],"a":[11,22,36,52,91,101],"built-in":[12],"duty-cycle":[13,109],"corrector":[14],"(DCC)":[15],"is":[16,69,112,146],"presented.":[17],"The":[18],"proposed":[19,63,98],"DLL":[20,99],"utilizes":[21],"shared":[24],"TDC-based":[25],"phase":[26],"correction":[27,31,110],"and":[28,56,107,142],"duty-":[29],"cycle":[30],"scheme":[32],"that":[33],"results":[34],"in":[35,61,90],"fast":[37],"lock":[38,58],"time":[39],"of":[40,75,84,104,125,135],"less":[41],"than":[42],"22":[43],"clock":[44,123],"cycles.":[45],"Conventional":[46],"DCC":[47,68],"embedded":[48],"DLLs":[49],"usually":[50],"have":[51],"limited":[53],"operation":[54],"frequency":[55,102],"slow":[57],"time.":[59],"However,":[60],"the":[62,67,72,76,97,108,143],"architecture,":[65],"since":[66],"built":[70],"into":[71],"delay":[73],"line":[74],"DLL,":[77],"it":[78],"can":[79],"operate":[80],"at":[81,114,128,149],"high":[82],"speed":[83],"up":[85],"to":[86],"3.5":[87,129,150],"GHz.":[88,116,151],"Implemented":[89],"65-nm":[92],"1.0":[93],"V":[94],"CMOS":[95],"process,":[96],"achieves":[100,118],"range":[103,111],"0.8-3.5":[105],"GHz,":[106,130],"\u00b120%":[113],"0.8":[115],"It":[117],"an":[119,132],"effective":[120],"p-p":[121],"output":[122],"jitter":[124],"5.4":[126],"ps":[127],"occupies":[131],"active":[133],"area":[134],"0.08":[136],"mm":[137],"<sup":[138],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[139],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[140],",":[141],"power":[144],"consumption":[145],"8.0":[147],"mW":[148]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}