{"id":"https://openalex.org/W3159522261","doi":"https://doi.org/10.1109/iscas51556.2021.9401241","title":"Live Demonstration: A 0.8V, 1.54 pJ / 940 MHz Dual Mode Logic-Based 16x16-Bit Booth Multiplier in 16-nm FinFET","display_name":"Live Demonstration: A 0.8V, 1.54 pJ / 940 MHz Dual Mode Logic-Based 16x16-Bit Booth Multiplier in 16-nm FinFET","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159522261","doi":"https://doi.org/10.1109/iscas51556.2021.9401241","mag":"3159522261"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043898382","display_name":"Netanel Shavit","orcid":"https://orcid.org/0000-0003-2011-6329"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Netanel Shavit","raw_affiliation_strings":["Bar-Ilan University, Ramat-Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088097531","display_name":"Inbal Stanger","orcid":"https://orcid.org/0000-0002-9038-1278"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Inbal Stanger","raw_affiliation_strings":["Bar-Ilan University, Ramat-Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004107991","display_name":"Ramiro Taco","orcid":"https://orcid.org/0000-0003-3046-2364"},"institutions":[{"id":"https://openalex.org/I69094615","display_name":"Universidad San Francisco de Quito","ror":"https://ror.org/01r2c3v86","country_code":"EC","type":"education","lineage":["https://openalex.org/I69094615"]}],"countries":["EC"],"is_corresponding":false,"raw_author_name":"Ramiro Taco","raw_affiliation_strings":["Universidad San Francisco de Quito, Quito, Ecuador"],"affiliations":[{"raw_affiliation_string":"Universidad San Francisco de Quito, Quito, Ecuador","institution_ids":["https://openalex.org/I69094615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["University of Calabria, Cosenza, Italy"],"affiliations":[{"raw_affiliation_string":"University of Calabria, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Bar-Ilan University, Ramat-Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043898382"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03799717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6248840689659119},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.603481650352478},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5619797706604004},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5349259376525879},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4762078523635864},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.47610458731651306},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.441609263420105},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43403324484825134},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4339856803417206},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.41670671105384827},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32883691787719727},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3271269202232361},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23052841424942017},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07605290412902832}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6248840689659119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.603481650352478},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5619797706604004},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5349259376525879},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4762078523635864},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.47610458731651306},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.441609263420105},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43403324484825134},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4339856803417206},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.41670671105384827},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32883691787719727},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3271269202232361},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23052841424942017},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07605290412902832},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2009441606","https://openalex.org/W2904320587","https://openalex.org/W3044990673"],"related_works":["https://openalex.org/W2333351870","https://openalex.org/W2514848073","https://openalex.org/W3006978612","https://openalex.org/W1880893747","https://openalex.org/W3040396756","https://openalex.org/W2185308089","https://openalex.org/W4385625874","https://openalex.org/W2362676876","https://openalex.org/W2106478129","https://openalex.org/W1920855512"],"abstract_inverted_index":{"The":[0,84],"Dual":[1],"Mode":[2],"Logic":[3],"(DML)":[4],"defines":[5],"run-time":[6],"adaptive":[7],"digital":[8,51],"architectures":[9],"that":[10],"switch":[11],"to":[12,78],"either":[13],"improved":[14],"performance":[15,72],"or":[16],"lower":[17],"energy":[18,89],"consumption":[19],"as":[20,44,76],"a":[21,39,45,71],"function":[22],"of":[23,47,74],"actual":[24],"computational":[25],"workload.":[26],"This":[27],"flexibility":[28],"is":[29,97],"demonstrated":[30],"for":[31,56],"the":[32,63,66,79,94],"first":[33],"time":[34],"by":[35],"silicon":[36,103],"measurements":[37],"on":[38,91],"16\u00d716-bit":[40],"Booth":[41],"multiplier":[42,68],"fabricated":[43],"part":[46],"an":[48],"ultra-low":[49],"power":[50],"signal":[52],"processing":[53],"(DSP)":[54],"architecture":[55],"16-nm":[57],"FinFET":[58],"technology.":[59],"When":[60],"running":[61],"in":[62],"full-speed":[64],"mode,":[65],"DML":[67],"can":[69],"achieve":[70],"boost":[73],"19.5%":[75],"compared":[77],"equivalent":[80],"standard":[81],"CMOS":[82],"design.":[83],"same":[85],"design":[86],"saves":[87],"precious":[88],"(-27%,":[90],"average)":[92],"when":[93],"energy-efficient":[95],"mode":[96],"enabled,":[98],"while":[99],"occupying":[100],"13%":[101],"less":[102],"area.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}