{"id":"https://openalex.org/W3159546761","doi":"https://doi.org/10.1109/iscas51556.2021.9401212","title":"Design Considerations for a Sub-25\u03bcW PLL with Multi-Phase Output and 1-450MHz Tuning Range","display_name":"Design Considerations for a Sub-25\u03bcW PLL with Multi-Phase Output and 1-450MHz Tuning Range","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159546761","doi":"https://doi.org/10.1109/iscas51556.2021.9401212","mag":"3159546761"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031100937","display_name":"Parikha Mehrotra","orcid":"https://orcid.org/0000-0001-9468-4447"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Parikha Mehrotra","raw_affiliation_strings":["School of ECE, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039890044","display_name":"Baibhab Chatterjee","orcid":"https://orcid.org/0000-0002-2688-281X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baibhab Chatterjee","raw_affiliation_strings":["School of ECE, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066952721","display_name":"Shovan Maity","orcid":"https://orcid.org/0000-0003-4678-9898"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shovan Maity","raw_affiliation_strings":["School of ECE, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056832262","display_name":"Shreyas Sen","orcid":"https://orcid.org/0000-0001-5566-8946"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shreyas Sen","raw_affiliation_strings":["School of ECE, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031100937"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03806088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.883244514465332},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8277695178985596},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7273054718971252},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5699858665466309},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5195020437240601},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5189347267150879},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.47533276677131653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4739125967025757},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4636323153972626},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.46027088165283203},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4581238031387329},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33935344219207764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.253915011882782},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1900562047958374},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11426517367362976}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.883244514465332},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8277695178985596},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7273054718971252},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5699858665466309},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5195020437240601},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5189347267150879},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.47533276677131653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4739125967025757},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4636323153972626},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.46027088165283203},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4581238031387329},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33935344219207764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.253915011882782},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1900562047958374},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11426517367362976},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320338279","display_name":"Air Force Office of Scientific Research","ror":"https://ror.org/011e9bt93"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1966954653","https://openalex.org/W2016167819","https://openalex.org/W2022512492","https://openalex.org/W2026882218","https://openalex.org/W2065071194","https://openalex.org/W2093232112","https://openalex.org/W2094060435","https://openalex.org/W2118565267","https://openalex.org/W2120377810","https://openalex.org/W2140596192","https://openalex.org/W2157407867","https://openalex.org/W2162448355","https://openalex.org/W2167017502","https://openalex.org/W2177383565","https://openalex.org/W2291959676","https://openalex.org/W2432249638","https://openalex.org/W2519022190","https://openalex.org/W2725253622","https://openalex.org/W2791338777","https://openalex.org/W2915058268","https://openalex.org/W2921945517","https://openalex.org/W2921978214","https://openalex.org/W2969906253","https://openalex.org/W3103634888","https://openalex.org/W6678077618","https://openalex.org/W6760304811","https://openalex.org/W6760466746","https://openalex.org/W6967044135"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W1486070987","https://openalex.org/W1994021281","https://openalex.org/W1600405202","https://openalex.org/W2544336511","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W1978186604","https://openalex.org/W2976219355","https://openalex.org/W2144737022"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"the":[5,42,53,57,62,66,76,79,83,87,92,96,98,111],"design":[6],"considerations":[7,54],"for":[8,26,41,48,55],"a":[9,15,105,124,144],"sub-25\u03bcW":[10],"phase-locked":[11],"loop":[12,63,67],"(PLL)":[13],"with":[14,31,123,130,133],"wide":[16],"tuning":[17,125],"range":[18,126],"and":[19,50,52,64,102,110],"multi-phase":[20,131],"outputs,":[21],"which":[22,81],"makes":[23],"it":[24],"suitable":[25],"applications":[27],"that":[28,114],"involve":[29],"clock-and-data-recovery":[30],"variable":[32],"data":[33],"rates,":[34],"such":[35],"as":[36,116,118],"broadband":[37],"body-area-networks.":[38],"Several":[39],"architectures":[40],"voltage-":[43],"controlled-oscillator":[44],"(VCO)":[45],"are":[46,68],"analyzed":[47],"power":[49],"performance,":[51],"keeping":[56,75],"VCO's":[58],"low-dropout-regulator":[59],"(LDO)":[60],"within":[61],"outside":[65,78],"discussed.":[69],"Power":[70],"consumption":[71],"is":[72,100],"minimized":[73],"by":[74,91],"LDO":[77],"loop,":[80],"exempts":[82],"error-amplifier":[84],"(EA)":[85],"from":[86,143],"bandwidth":[88],"constraints":[89],"posed":[90],"PLL.":[93],"Conforming":[94],"to":[95],"analysis,":[97],"PLL":[99],"designed":[101],"simulated":[103],"in":[104],"standard":[106],"65nm":[107],"CMOS":[108],"process,":[109],"results":[112],"show":[113],"energy-efficiencies":[115],"low":[117],"70fJ/cycle":[119],"can":[120],"be":[121],"achieved":[122],"of":[127,137],"1-450MHz":[128],"along":[129],"outputs":[132],"RMS":[134],"timing":[135],"jitter":[136],"11.4ps":[138],"(frequency":[139],"offset":[140],"<;":[141],"100ppm)":[142],"31-stage":[145],"split-tuned":[146],"ring":[147],"oscillator":[148],"VCO.":[149]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}