{"id":"https://openalex.org/W3158125540","doi":"https://doi.org/10.1109/iscas51556.2021.9401168","title":"RESHAPE: A Run-Time Dataflow Hardware-Based Mapping for CGRA Overlays","display_name":"RESHAPE: A Run-Time Dataflow Hardware-Based Mapping for CGRA Overlays","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158125540","doi":"https://doi.org/10.1109/iscas51556.2021.9401168","mag":"3158125540"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006403135","display_name":"Maria de F\u00e1tima Ara\u00fajo Vieira","orcid":"https://orcid.org/0000-0003-2723-255X"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Maria Vieira","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078552438","display_name":"Michael Canesche","orcid":"https://orcid.org/0000-0001-7882-0787"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Michael Canesche","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035835565","display_name":"Lucas Bragan\u00e7a","orcid":"https://orcid.org/0000-0002-9626-0274"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Braganca","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vicosa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vicosa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006024247","display_name":"Josu\u00e9 N. Campos","orcid":"https://orcid.org/0000-0001-9630-0064"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Josue Campos","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vicosa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vicosa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042195762","display_name":"Mateus Silva","orcid":"https://orcid.org/0000-0002-4281-3400"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mateus Silva","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Ferreira","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jose A. Nacif","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5006403135"],"corresponding_institution_ids":["https://openalex.org/I146165071"],"apc_list":null,"apc_paid":null,"fwci":1.612,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82013253,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8310790657997131},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8049073815345764},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.706002950668335},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.6659825444221497},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5779327750205994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5456030368804932},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.5414112210273743},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.469268262386322},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4677436649799347},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4628637731075287},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42259469628334045},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3349834084510803},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2313646376132965},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10310223698616028}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8310790657997131},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8049073815345764},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.706002950668335},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.6659825444221497},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5779327750205994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5456030368804932},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.5414112210273743},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.469268262386322},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4677436649799347},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4628637731075287},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42259469628334045},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3349834084510803},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2313646376132965},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10310223698616028},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320308239","display_name":"EMI","ror":"https://ror.org/01qstkr73"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1595260651","https://openalex.org/W1980543047","https://openalex.org/W1998216718","https://openalex.org/W2004648482","https://openalex.org/W2014316444","https://openalex.org/W2020775548","https://openalex.org/W2107834734","https://openalex.org/W2113417193","https://openalex.org/W2117830121","https://openalex.org/W2612846542","https://openalex.org/W2758929821","https://openalex.org/W2775414535","https://openalex.org/W2787244801","https://openalex.org/W2802755572","https://openalex.org/W2897997157","https://openalex.org/W2898390739","https://openalex.org/W2903253966","https://openalex.org/W2950973672","https://openalex.org/W2980034311","https://openalex.org/W2980612421","https://openalex.org/W2997695358","https://openalex.org/W3006155400","https://openalex.org/W3008412028","https://openalex.org/W3088127902","https://openalex.org/W3091152224","https://openalex.org/W3161137203","https://openalex.org/W6676336487","https://openalex.org/W6755716141","https://openalex.org/W6795901005"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W3167919718","https://openalex.org/W4251718783","https://openalex.org/W2171015181","https://openalex.org/W4239447582","https://openalex.org/W1484403103","https://openalex.org/W2521947294","https://openalex.org/W2999668243"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1],"architectures":[2],"(CGRA)":[3],"are":[4,13],"a":[5,79],"power-efficient":[6],"approach":[7],"for":[8,17,26],"hardware":[9],"accelerators.":[10],"However,":[11],"there":[12],"few":[14],"EDA":[15],"tools":[16,77],"CGRA.":[18],"We":[19],"develop":[20],"hardware-based":[21],"placement":[22],"and":[23,56,66,75,78,90],"routing":[24],"(P&R)":[25],"fully-pipelined":[27,102],"CGRA":[28],"mapped":[29],"as":[30],"an":[31,67],"FPGA":[32,42],"overlay.":[33],"The":[34],"key":[35],"idea":[36],"is":[37],"to":[38,44,73,96],"use":[39],"the":[40,86,93],"available":[41],"resources":[43],"replicate":[45],"several":[46],"mapping":[47,59,84],"units,":[48],"thus":[49],"exploring":[50],"parallel":[51],"execution,":[52],"area/execution":[53],"time":[54],"trade-offs,":[55],"achieving":[57],"near-optimal":[58],"solutions.":[60],"Furthermore,":[61],"our":[62,82],"P&R":[63,87],"provides":[64],"portability":[65],"incremental":[68],"run-time":[69],"approach.":[70],"In":[71],"comparison":[72],"VPR":[74],"CGRA-ME":[76],"time-multiplexer":[80],"approach,":[81],"spatial":[83],"reduces":[85],"execution":[88],"time,":[89],"it":[91],"improves":[92],"performance":[94],"up":[95],"hundreds":[97],"of":[98],"Gops/s":[99],"by":[100],"using":[101],"architectures.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}