{"id":"https://openalex.org/W3158341200","doi":"https://doi.org/10.1109/iscas51556.2021.9401157","title":"A 2-Bit 4-Level 4-Wire 56Gb/s Transceiver in 14nm FinFET","display_name":"A 2-Bit 4-Level 4-Wire 56Gb/s Transceiver in 14nm FinFET","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158341200","doi":"https://doi.org/10.1109/iscas51556.2021.9401157","mag":"3158341200"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085939208","display_name":"Kai Sheng","orcid":"https://orcid.org/0000-0003-3616-0439"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kai Sheng","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021502751","display_name":"Linqi Shi","orcid":"https://orcid.org/0000-0002-9534-795X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Linqi Shi","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003860860","display_name":"Weixin Gai","orcid":"https://orcid.org/0000-0002-7162-2427"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weixin Gai","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071413084","display_name":"Qianting Hua","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qianting Hua","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100439454","display_name":"Peng Lin","orcid":"https://orcid.org/0009-0007-3844-460X"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Lin","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5085939208"],"corresponding_institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04094205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.9153569340705872},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6084706783294678},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.5455268621444702},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5199652910232544},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.48490315675735474},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4799114167690277},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4689248204231262},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37592369318008423},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3540548086166382},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23045504093170166},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.21401160955429077},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18139737844467163},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12529122829437256}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.9153569340705872},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6084706783294678},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.5455268621444702},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5199652910232544},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.48490315675735474},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4799114167690277},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4689248204231262},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37592369318008423},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3540548086166382},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23045504093170166},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.21401160955429077},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18139737844467163},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12529122829437256},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2291503793","https://openalex.org/W2594123976","https://openalex.org/W2734818042","https://openalex.org/W2901452097","https://openalex.org/W2921538540","https://openalex.org/W2921562438","https://openalex.org/W3048930275","https://openalex.org/W3149917762"],"related_works":["https://openalex.org/W4249165909","https://openalex.org/W2783437851","https://openalex.org/W1672137312","https://openalex.org/W1650483958","https://openalex.org/W2320869333","https://openalex.org/W2411923897","https://openalex.org/W2110290642","https://openalex.org/W2744385696","https://openalex.org/W2040472248","https://openalex.org/W2184749983"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"2-bit":[4],"4-level":[5],"4-wire":[6],"(2B4L4W)":[7],"signaling":[8,26],"scheme":[9,27,72],"is":[10,63,87,101,115],"proposed,":[11],"which":[12,78],"maps":[13],"two":[14,29],"bits":[15],"of":[16,60,103],"information":[17],"to":[18],"four":[19,23],"values":[20],"distributed":[21],"over":[22,107],"wires.":[24],"The":[25,70,93,111],"makes":[28],"wires":[30],"transfer":[31],"identical":[32,39],"data":[33,36],"and":[34,47],"complementary":[35],"alternately,":[37],"causing":[38],"single-ended":[40],"inter-symbol":[41],"interference":[42],"(ISI)":[43],"at":[44,105],"both":[45],"pre-":[46],"post-cursor":[48],"with":[49],"an":[50,108],"odd":[51],"number":[52],"cursor":[53],"index.":[54],"More":[55],"than":[56],"half":[57],"the":[58,75,99],"amount":[59],"total":[61,112],"ISI":[62],"eliminated":[64],"without":[65],"equalizers":[66],"or":[67],"adaption":[68],"logic.":[69],"proposed":[71],"doesn't":[73],"incorporate":[74],"feedback":[76],"loop,":[77],"allows":[79],"for":[80],"higher":[81],"operating":[82,104],"speed.":[83],"A":[84],"prototype":[85],"transceiver":[86,100],"designed":[88],"in":[89],"14nm":[90],"FinFET":[91],"process.":[92],"post-layout":[94],"simulation":[95],"results":[96],"indicate":[97],"that":[98],"capable":[102],"56Gb/s":[106],"8.4dB-loss":[109],"channel.":[110],"power":[113],"efficiency":[114],"2.72":[116],"pJ/b.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}